Mitsubishi Electric MELSEC iQ-R Series User Manual page 289

■Combination without the start frame (Timing patterns for data reception start and data
reception complete (read))
Pattern No. 2-A 1)
Target device Arbitrary data
CPU module
Pattern No. 2-A 3)
Target device Arbitrary data
CPU module
Pattern No. 2-B
Target device
CPU module
Pattern No. 2-A 2)
Pattern No. 2-A 4)
Arbitrary data For the received
data count
: Reception start timing
: Receive complete timing (read timing)
15 DATA COMMUNICATIONS USING USER FRAMES
Arbitrary data
For the received
data count
Arbitrary data
Arbitrary data
15.2 Data Reception
15
287