Advantech AIMB-506 User Manual page 74

Intel/core i7/i5/i3/pentium/celeron lga1151 microatx with vga/dvi/dp/edp lvds, 14 com, dual lan, ddr4, pcie x 16, pcie x 1, pci x 2 and sataiii
Table of Contents

Advertisement

3.3.1.4
PEG Port Configuration
Enable Root Port [Auto]
Max Link Speed [Auto]
Detect Non-Compliance Device [Disabled]
Detect Non-Compliance PCI Express Device in PEG
Program PCIe ASPM after OpROM [Disabled]
Enabled: PCIe ASPM will be programmed after OpROM.
Disabled: PCIe ASPM will be programmed before OpROM.
Program Static Phase1 Eq [Enabled]
PEG Gen3 Root Port Preset Value for each Lane
Root Port Preset Value Per lane for Gen3 Equalization.
PEG Gen3 Endpoint Preset Value for each Lane
Endpoint Preset Value Per lane for Gen3 Equalization.
PEG Gen3 Endpoint Hint Value each Lane
Endpoint Hint Value Per lane for Gen3 Equalization.
AIMB-506 User Manual
64

Advertisement

Table of Contents
loading

Table of Contents