Table of Contents
Advertisement
Model 5065A
Circuit Diagrams, Theory, and Maintenance
Table 5-2. In-Cabinet Performance Check (Cont'd)
(4)
Remove cassette from 9825A con
troller and turn power switch off.
(5)
Set 9825A controller power switch on
and type the following program into con
troller. Press STORE after each line (do not
type line number).
-!•;;
t o r
j. =
:
l
T,
o .u::i
5 :
r e d 7 1 6 > f : [ I ]
!
i
f i ■ • ; ► :"; 5 0 ••:<•'
i n r
T.
1 0 :
T + CfiC I ] H[ H 1 3)
1 1 :
n e x t
I
122 r ( „ 9 l * S
<:, 61*"!")
!:■:
::'i-t
"RMS J i t t e r
14: end
(6)
Press RUN. Controller will take mea
surements and print results. Measurement
takes approximately 200 seconds.
Method 2.
Alternate method for checking pulse jitter. This
method uses the HP Model 5370A Time Interval
Counter to check pulse jitter. This procedure may
be used if the 5345A/9825A combination is not avail
able. The 5370A may also be used to check syn
chronization and time delay in Section 5 of this per
formance check.
(1)
Connect 5 MHz from 5061A under test
to FREQ STD INPUT on 5370A rear panel.
Set FREQ STD switch to EXT.
(2)
On 5370A turn on AC power, and set
START and STOP Channel Controls as
follows:
Slope
_/"
Attenuation
X10
Input Resistance
1Mft
Coupling
DC
Com/Sep
START COM
(3)
Set F U N C T I O N : TRIG LVL. Set
START and STOP trigger LEVEL controls
for a reading of -0.5.
(4)
Connect 1 PPS from 5065A through
50 ohm feedthrough termination to START
input.
(5)
Set FUNCTION: Tl. 5370A should dis
play approximately 1 second. Reading will
change slightly every othersecond. START
and STOP lights should be flashing at a
1 second rate.
(6)
Set STATISTICS: STD DEVIATION.
SAMPLE SIZE will automatically go to 100.
(7)
Measurement of RMS pulse jitter
takes about 3-1/2 minutes. During thistime
the display will not change. RMS pulse jitter
must be less than 5 nanoseconds.
7. SYNCHRONIZATION AND TIME DELAY CHECK
The Digital Clock output pulse can be automatically
synchronized with a reference pulse to within 10
±1 /usecond. To check synchronization, proceed as
follows:
a. With 5061A in normal operation connect
equipment as shown in Figure 5-4.
NOTE: Reference pulse must be greater than
+5V with a rise time of 50 ns or less.
Note: Set input trigger for + slope and +5V.
Figure 5-4. Equipment Setup for Synchronization
and Delay Checks
HP 5061 A
REFERENCE
CLOCK
1 PPS
HP 5345A or
H P 5 3 7 0 A T I M E
I N T E R V A L
COUNTER
1
k
~~H.
r
t
Si TERM.
1PPS
SYNC
INPUT
HP5065A
UNDER
TEST
Press and hold Clock SYNC button located on
Digital Divider Assembly A5 for at least one
second. The digital clock will synchronize on
the first pulse input after the SYNC button is
pressed. The time interval counter will dilsplay
a 10 ±1 jus time delay.
Time Delay. To check the time delay thumb
wheels, proceed as follows:
1. Connect equipment as shown in Fig
ure 5-4.
5-4
Advertisement
Table of Contents
