Xilinx SP623 User Manual page 27

Table 1-17: Vita 57.1 FMC1 HPC Connections at J112 (Cont'd)
SP623 Board User Guide
UG751 (v1.0) May 22, 2010
FPGA Pin Net Name
D13 FMC1_LA00_CC_N
C13 FMC1_LA01_CC_P
A13 FMC1_LA01_CC_N
H9 FMC1_LA02_P
G9 FMC1_LA02_N
A3 FMC1_LA03_P
A2 FMC1_LA03_N
F9 FMC1_LA04_P
E8 FMC1_LA04_N
D5 FMC1_LA05_P
C5 FMC1_LA05_N
H7 FMC1_LA06_P
G7 FMC1_LA06_N
H10 FMC1_LA07_P
G10 FMC1_LA07_N
B4 FMC1_LA08_P
A4 FMC1_LA08_N
F10 FMC1_LA09_P
E10 FMC1_LA09_N
B5 FMC1_LA10_P
A5 FMC1_LA10_N
H8 FMC1_LA11_P
G8 FMC1_LA11_N
J11 FMC1_LA12_P
G11 FMC1_LA12_N
H12 FMC1_LA13_P
G13 FMC1_LA13_N
K12 FMC1_LA14_P
J12 FMC1_LA14_N
F7 FMC1_LA15_P
F6 FMC1_LA15_N
J15 FMC1_LA16_P
H15 FMC1_LA16_N
www.xilinx.com
Detailed Description
FMC Pin
G7
D8
D9
H7
H8
G9
G10
H10
H11
D11
D12
C10
C11
H13
H14
G12
G13
D14
D15
C14
C15
H16
H17
G15
G16
D17
D18
C18
C19
H19
H20
G18
G19
27