Table 21: Pin Definition Of The Sgmii Interface - Quectel EC21 Series Hardware Design

Table 21: Pin Definition of the SGMII Interface

Pin Name Pin No.
Control Signal Part
EPHY_RST_N 119
EPHY_INT_N 120
SGMII_MDATA 121
SGMII_MCLK 122
USIM2_VDD 128
SGMII Signal Part
SGMII_TX_M 123
SGMII_TX_P 124
SGMII_RX_P 125
SGMII_RX_M 126
The following figure shows the simplified block diagram for Ethernet application.
Module
Figure 27: Simplified Block Diagram for Ethernet Application
The following figure shows a reference design of SGMII interface with PHY AR8033 application.
EC21_Hardware_Design
I/O Description
DO Ethernet PHY reset
DI Ethernet PHY interrupt
SGMII MDIO (Management Data
IO
Input/Output) data
SGMII MDIO (Management Data
DO
Input/Output) clock
SGMII MDIO pull-up power
PO
source
AO SGMII transmission-minus
AO SGMII transmission-plus
AI SGMII receiving-plus
AI SGMII receiving-minus
SGMII
AR8033
Control
Confidential / Released
Comment
1.8V/2.85V power domain
1.8V power domain
1.8V/2.85V power domain
1.8V/2.85V power domain
Configurable power source.
1.8V/2.85V power domain.
External pull-up power source for
SGMII MDIO pins.
Connect with a 0.1uF capacitor,
close to the PHY side.
Connect with a 0.1uF capacitor,
close to the PHY side.
Connect with a 0.1uF capacitor,
close to EC21 module.
Connect with a 0.1uF capacitor,
close to EC21 module.
Ethernet
MDI
Transformer
LTE Module Series
EC21 Hardware Design
RJ45
52 / 94