Introduction 1.1 Copyright Notice All Rights Reserved. The information in this document is subject to change without prior notice in order to improve the reliability, design and function. It does not represent a commitment on the part of the manufacturer. Under no circumstances will the manufacturer be liable for any direct, indirect, special, incidental, or consequential damages arising from the use or inability to use the product or documentation, even if advised of the possibility of such...
Introduction 1.4 Replacing the lithium battery Incorrect replacement of the lithium battery may lead to a risk of explosion. The lithium battery must be replaced with an identical battery or a battery type recommended by the manufacturer. Do not throw lithium batteries into the trashcan. It must be disposed of in accordance with local regulations concerning special waste.
Introduction 1.6 Warranty This product is warranted to be in good working order for a period of two years from the date of purchase. Should this product fail to be in good working order at any time during this period, we will, at our option, replace or repair it at no additional charge except as set forth in the following terms.
Introduction 1.7 Packing List 1 x EmCORE-i96H half-size PCI Single Board Computer & Heatsink 1 x Driver CD 1 x Quick Installation Guide Cable Kit 2 x USB cables 1 x RJ- LAN cable CBK-12-96H-00 1 x Audio cable 1 x KB/MS Y-cable (for EmCORE-i96H1) 1 x LPT to FDD cable 1 x COM port cable...
Installation 2.1 Block Diagram Intel® Core™2 Duo/ Celeron® M Processors 533/800MHz Analog R.G.B. 2 x 200-pin DDRII Memory Bus 533/667MHz Vertical SO-DIMM Intel® Sockets Dual Channels LVDS LVDS GME965 CH7307 SDVO I/F Transmitter EmCORE-i965H2 only DMI I/F USB I/F PCI Bus PCI Golden 5 x USB finger...
Installation JPWR1: AT/ATX Power Mode Selection (21) The power mode jumper selects the power mode 9 10 for the system. Connector type: 2.mm pitch 1x2-pin headers. 43 44 Pin 1-2 Mode 9 10 9 10 9 10 Short AT Mode Open ATX Mode (Default) JPWR1...
Installation JBAT1: Clear CMOS Setting (28) If the board refuses to boot due to inappropriate 9 10 CMOS settings here is how to proceed to clear (Reset) the CMOS to its default values. 43 44 Connector type: 2. mm pitch 1x-pin headers 9 10 9 10 Mode...
Installation RLAN1: Primary GbE RJ-45 connector (6) RLAN1 LAN1 supports one Ethernet connector on bracket. Connector type: RJ-. 9 10 43 44 8 7 6 5 4 3 2 1 9 10 9 10 9 10 USB4: USB type A connector (8) The EmCORE-i96H CPU board on bracket USB4 supports one type A USB connector that can connect...
Installation AUDIO1: HD Connector (10) AUDIO1 Connect a tape player or another audio source to the light blue Line-in connector to record audio on your 9 10 computer or to play audio through your computer’s sound chip and speakers. 43 44 Connect a micro-phone to the pink microphone 9 10 connector to record audio to your computer.
Installation IDE1: Primary IDE Connector (11) IDE1 An IDE drive ribbon cable has two connectors to support two IDE devices. If a ribbon cable connects 9 10 to two IDE drives at the same time, one of them has to be configured as Master and the other has 43 44 to be configured as Slave by setting the drive select 9 10...
Installation IR1: Infrared Connector (16) Connector type: 2.mm pitch 1x-pin headers Voltage 9 10 43 44 IRRX 9 10 9 10 9 10 IRTX The IR connector can be configured to support wireless infrared module, user can transfer files to or from notebooks, PDA and printers.
Page 30
Installation JFRT1: Switches and Indicators (18) It provides connectors for system indicators that 9 10 provides light indication of the computer activities and switches to change the computer status. 43 44 Connector type: 2. mm pitch 2x-pin headers 9 10 9 10 Description Description...
Installation SATA1~2: Serial ATA Connectors (29, 30) SATA1~2: Serial ATA Connectors The EmCORE-i96H CPU board on board supports SATA2 SATA1 two SATA connectors, second generation SATA drives transfer data at speeds as high as 00MB/s, twice the transfer speed of first generation SATA drives. 9 10 Description 43 44...
BIOS 3.1 BIOS Main Setup The AMI BIOS provides a Setup utility program for specifying the system configurations and settings. The BIOS ROM of the system stores the Setup utility. When you turn on the computer, the AMI BIOS is immediately activated. The Main allows you to select several configuration options.
BIOS System Date Set the system date. Note that the ‘Day’ automatically changes when you set the date. The date format is: Day : Sun to Sat Month : 1 to 12 Date : 1 to 1 Year : 1999 to 2099 3.2 Advanced Settings - -...
BIOS 3.2.2 IDE Configuration Primary/Secondary/Third IDE Master Select one of the hard disk drives to configure it. Press <Enter> to access its the sub menu. - -...
BIOS 3.2.3 Floppy Configuration Select the type of floppy disk drive installed in your system. The choice: None 60K .2” 1.2M .2” 720K .” 1.M .” 2.88M .” - 6 -...
BIOS 3.2.4 Super IO Configuration Onboard Floppy Controller Select “Enabled” if your system has a floppy disk controller (FDC) installed on the system board and you wish to use it. If you install and-in FDC or the system has no floppy drive, select Disabled in this field. The Choice: Enabled, Disabled Serial Port1 / Port2 Address Select an address and corresponding interrupt for the first and second serial...
BIOS 3.2.5 Hardware Health Configuration H/W Health Function Enables Hardware Health Monitoring Device. CPU FAN Mode Setting This item allows you to set CPU fan speed control mode. System / CPU / Chassis Fan Speed Show you the current System / CPU / Chassis Fan operating speed. VDIMM Show you the voltage level of the DRAM.
BIOS Vcore Show you the voltage level of CPU (Vcore). +3.30V / +5.00V / +12.0V / -12.0V / 5Vsb / VBAT Show you the voltage level of the +.V, +.0V, +12.0V, -12.0V, +V standby and battery. 3.2.6 ACPI/APM Configuration ACPI Aware O/S This item allows you to enable/disable the Advanced Configuration and Power Management (ACPI) The Choice: Enabled, Disabled.
BIOS Power Management/APM This category allows you to select the type (or degree) of power saving and is directly related to the following modes: 1. HDD Power Down 2. Doze Mode . Suspend Mode Power Button Mode Pressing the power button for more than seconds forces the system to enter the Soft-Off state when the system has “hang”.
BIOS 3.2.7 Remote Access Configuration Remote Access Configure Remote Access type and parameters. The Choice: Enabled, Disabled. Serial port number Select Serial Port for console redirection. Make sure the selected port is enabled. The Choice: COM1, COM2. - 1 -...
BIOS Base Address, IRQ Select Serial Port for console redirection. Make sure the selected port is enabled. The Choice: F8, IRQ 2E8, IRQ E8, IRQ 2F8, IRQ Serial Port Mode Select Serial Port settings. Flow Control Select Flow Control for console redirection. Redirection After BIOS POST Disable: Turns off the redirection after POST BOOT Loader, redirection is active during POST and during BOOT Loader.
BIOS 3.2.8 USB Configuration Legacy USB Support Enables support for legacy USB. AUTO option disables legacy support if no USB devices are connected. USB 2.0 Controller Mode Configures the USB 2.0 controller in High Speed (480Mbps) or Full Speed (12Mbps). - -...
BIOS BIOS EHCI Hand-Off This is a work around for OSs without EHCI hand-Off support. The EHCI ownership change should claim by EHCI driver. USB Mass Storage Device Configuration Number of seconds POST waits for the USB mass storage device after start unit command.
BIOS Plug & Play O/S No: Lets the BIOS configure all the devices in the system. Yes: lets the operating system configure Plug and Play (PnP) devices not required for BOOT if your system has a Plug and Play operating sys- tem.
BIOS 3.4 Boot Settings Boot Device Priority Press Enter and it shows Bootable add-in devices. Hard Disk Drives Press Enter and it shows Bootable Hard Disk drives. Removable Drives Press Enter and it shows Bootable and Removable drives. - 7 -...
BIOS 3.4.1 Boot Settings Configuration Quick Boot Allows BIOS to skip certain tests while booting. This will decrease the time needed to boot the system. Bootup Num-Lock Set this value to allow the Number Lock setting to be modified during boot Interrupt 19 capture Enabled: Allows option ROMs to trap interrupt 19.
BIOS 3.5 Security Supervisor Password & User Password You can set either supervisor or user password, or both of then. The differences between are: Set Supervisor Password: Can enter and change the options of the setup menus. Set User Password: Just can only enter but do not have the right to change the options of the setup menus.
BIOS Type the password, up to eight characters in length, and press <Enter>. The password typed now will clear any previously entered password from CMOS memory. You will be asked to confirm the password. Type the password again and press <Enter>. You may also press <ESC> to abort the selection and not enter a password.
BIOS 3.6 Advanced Chipset Settings 3.6.1 North Bridge Chipset Configuration DRAM Frequency The item allows you to set the DRAM frequency. Configure DRAM Timing by SPD Select the operating system that is selecting SRAM timing, so select SPD for setting SDRAM timing by SPD. The Choice: Enable, Disable Initate Graphic Adapter Select which graphics controller to use as the primary boot device.
BIOS Internal Graphic Mode Select Select the amount of system memory used by the Internal graphics device. VIdeo Function Configuration DVMT Mode Select This item allows you to configure the DVMT Mode. The Choice: Fixed , DVMT DVMT/FIXED Memory This item allows you to configure the DVMT memory size. The Choice: 128MB, 26MB.
Page 59
BIOS USB Funtion This item allows you to active USB ports. The Choice: Disabled 2 USB Ports USB Ports 6 USB Ports USB 2.0 Controller Select “Enabled” if your system contains a Universal Serial Bus 2.0 (USB 2.0) controller and you have USB peripherals. The Choice: Enabled, Disabled.
BIOS 3.7 Exit Options Save Changes and Exit Pressing <Enter> on this item asks for confirmation: Save configuration changes and exit setup? Pressing <OK> stores the selection made in the menus in CMOS - a special section of memory that stays on after you turn your system off. The next time you boot your computer, the BIOS configures your system according to the Setup selections stored in CMOS.
BIOS Load Optimal Defaults When you press <Enter> on this item you get a confirmation dialog box with a message: Load Optimal Defaults? [OK] [Cancel] Pressing [OK] loads the BIOS Optimal Default values for all the setup questions. <F9> key can be used for this operation. - 7 -...
BIOS Load Failsafe Defaults When you press <Enter> on this item you get a confirmation dialog box with a message: Load Failsafe Defaults? [OK] [Cancel] Pressing [OK] loads the BIOS Failsafe Default values for all the setup questions. <F8> key can be used for this operation. - 8 -...
BIOS 3.8 Beep Sound codes list 3.8.1 Boot Block Beep codes Number of Beeps Description Insert diskette in floppy drive A: ‘AMIBOOT.ROM’ file not found in root directory of diskette in A: Flash Programming successful Floppy read error Keyboard controller BAT command failed No Flash EPROM detected Floppy controller failure Boot Block BIOS checksum error...
BIOS 3.8.3 Troubleshooting POST BIOS Beep codes Number of Beeps Description Reseat the memory, or replace with known good 1, 2 or modules. Fatal error indicating a serious problem with the system. Consult your system manufacturer. Before declaring the motherboard beyond all hope, eliminate the possibility of interference by a malfunctioning add-in card.
BIOS 3.9 AMI BIOS Checkpoints 3.9.1 Bootblock Initialization Code Checkpoints The Bootblock initialization code sets up the chipset, memory and other components before system memory is available. The following table describes the type of checkpoints that may occur during the bootblock initialization portion of the BIOS (Note) Checkpoint...
Page 68
BIOS Both key sequence and OEM specific method is checked to determine if BIOS recovery is forced. If BIOS recovery is necessary, control flows tocheckpoint E0. Seed Bootblock Recovery Code Checkpoints section of document for more information. Restore CPUID value back into register. The Bootblock- Runtime interface module is moved to system memory and control is given to it.
BIOS 3.9.2 Bootblock Recovery Code Checkpoints The Bootblock recovery code gets control when the BIOS determines that a BIOS recovery needs to occur because the user has forced the update or the BIOS checksum is corrupt. The following table describes the type of checkpoints that may occur during the Bootblock recovery portion of the BIOS (Note)
Page 70
BIOS Erase the flash part. Program the flash part. The flash has been updated successfully. Make flash write disabled. Disable ATAPI hardware. Restore CPUID value back into register. Give control to F000 ROM at F000:FFF0h. - 6 -...
BIOS 3.9.3 POST Code Checkpoints The POST code checkpoints are the largest set of checkpoints during the BIOS pre-boot process. The following table describes the type of checkpoints that may occur during the POST portion of the BIOS (Note) Checkpoint Description Disable NMI, Parity, video for EGA, and DMA controllers.
Page 72
BIOS Early CPU Init Exit Initializes the 802 compatible Key Board Controller. Detects the presence of PS/2 mouse. Detects the presence of Keyboard in KBC port. Testing and initialization of different Input Devices. Also, update the Kernel Variables. Traps the INT09h vector, so that the POST INT09h handler gets control for IRQ1.
Page 73
BIOS Initializes different devices through DIM. See DIM Code Checkpoints section of document for more information. USB controllers are initialized at this point. Initializes DMAC-1 & DMAC-2. Initialize RTC date/time. Test for total memory installed in the system. Also, Check for keys to limit memory test.
Page 74
BIOS Takes care of runtime image preparation for different BIOS modules. Fill the free area in F000h segment with 0FFh. Initializes the Microsoft IRQ Routing Table. Prepares the runtime language module. Disables the system configuration display if needed. Initialize runtime language module. Display boot option popup menu.
BIOS 3.9.4 DIM Code Checkpoints The Device Initialization Manager (DIM) gets control at various times during BIOS POST to initialize different system buses. The following table describes the main checkpoints where the DIM module is accessed (Note) Checkpoint Description Initialize different buses and perform the following functions: Reset, Detect, and Disable (function 0);...
Page 76
BIOS While control is in the different functions, additional checkpoints are output to port 80h as a word value to identify the routines under execution. The low byte value indicates the main POST Code Checkpoint. The high byte is divided into two nibbles and contains two fields. The details of the high byte of these checkpoints are as follows: HIGH BYTE XY The upper nibble “X”...
BIOS 3.9.5 ACPI Runtime Checkpoints ACPI checkpoints are displayed when an ACPI capable operating system either enters or leaves a sleep state. The following table describes the type of checkpoints that may occur during ACPI sleep or wake events (Note) Checkpoint Description First ASL check point.
Page 78
BIOS This page is intentionally left blank. - 72 -...
Appendix 4.1 I/O Port Address Map Each peripheral device in the system is assigned a set of I/O port addresses which also becomes the identity of the device. The following table lists the I/O port addresses used. Address Device Description 00000000 - 0000000F DMA Controller 00000080 - 0000009F...
Appendix 4.2 Interrupt Request Lines (IRQ) Peripheral devices use interrupt request lines to notify CPU for the service required. The following table shows the IRQ used by the devices on board. Level Function IRQ 0 System Timer IRQ 1 Keyboard Controller IRQ 2 VGA and Link to Secondary PIC IRQ ...
Appendix 4.4 Watchdog Timer (WDT) Setting WDT is widely used for industry application to monitoring the activity of CPU. Application software depends on its requirement to trigger WDT with adequate timer setting. Before WDT time out, the functional normal system will reload the WDT.
Page 83
Appendix AX, 2Eh DX, AX AL, 0F0h DX, AL ; select CRF0 AL, 00h DX, AL ; set CRF0=00h, output AX, 2Eh DX, AX AL, 0Fh DX, AL ; select CRF, WDT Timer unit AL, 00h ; bit2 =0 ->second ; bit2 =1 -> minute DX, AL ;...
Page 84
Appendix C language Code /*----- Include Header Area -----*/ #include "math.h" #include "stdio.h" #include "dos.h" /*----- routing, sub-routing -----*/ void main() outportb(0x2e, 0x87); /* initial IO port twice */ outportb(0x2e, 0x87); outportb(0x2e, 0x2B); /* select CR2B */ outportb(0x2e+1, 0x00); /* update CR2B bit to 00h */ /* Set PIN89 as WDTO */ outportb(0x2e, 0x07);...
Need help?
Do you have a question about the EmCORE-i965H and is the answer not in the manual?
Questions and answers