Pci - Freescale Semiconductor MPC8358E Hardware Specificftion

Powerquicc ii pro processor revision 2.x tbga silicon
Table of Contents

Advertisement

PCI

12 PCI
This section describes the DC and AC electrical specifications for the PCI bus of the MPC8360E/58E.
12.1
PCI DC Electrical Characteristics
Table 46
provides the DC electrical characteristics for the PCI interface of the device.
Parameter
High-level input voltage
Low-level input voltage
High-level output voltage
Low-level output voltage
Input current
Note:
1. Note that the symbol V
IN
12.2
PCI AC Electrical Specifications
This section describes the general AC timing parameters of the PCI bus of the device. Note that the
PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the device is
configured as a host or agent device.
.
Parameter
Clock to output valid
Output hold from clock
Clock to output high impedance
Input setup to clock
Input hold from clock
Notes:
1. The symbols used for timing specifications follow the pattern of t
inputs and t
(first two letters of functional block)(reference)(state)(signal)(state)
(PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, t
(K) going to the high (H) state or setup time. Also, t
(R) went high (H) relative to the frame signal (F) going to the valid (V) state.
2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications .
3. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered
through the component pin is less than or equal to the leakage current specification.
4. Input timings are measured at the pin.
5. In rev. 2.0 silicon, due to errata, t
6. In rev. 2.0 silicon, due to errata, t
MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 4
54
Table 46. PCI DC Electrical Characteristics
Symbol
V
IH
V
IL
V
OH
V
OL
I
IN
, in this case, represents the OV
Table 47
Table 47. PCI AC Timing Specifications at 66 MHz
PCRHFV
maximum is 6.6 ns. Refer to Errata PCI21 in Chip Errata for the MPC8360E, Rev. 1 .
PCIHOV
minimum is 1 ns. Refer to Errata PCI17 in Chip Errata for the MPC8360E, Rev. 1 .
PCIXKH
Test Condition
≥ V
V
(min) or
OUT
OH
≤ V
V
(max)
OUT
OL
= –500 μA
I
OH
= 1500 μA
I
OL
0 V ≤ V
1
≤ OV
IN
DD
symbol referenced in
IN
provides the PCI AC timing specifications at 66 MHz.
1
Symbol
t
PCKHOV
t
PCKHOX
t
PCKHOZ
t
PCIVKH
t
PCIXKH
(first two letters of functional block)(signal)(state)(reference)(state)
for outputs. For example, t
symbolizes PCI timing (PC) with respect to the time hard reset
Min
Max
0.5 × OV
OV
DD
DD
0.3 × OV
-0.5
0.9 × OV
DD
0.1 × OV
±10
Table 1
and
Table
2.
Min
Max
Unit
6.0
1
14
3.0
0.3
symbolizes PCI timing
PCIVKH
Freescale Semiconductor
Unit
+ 0.5
V
V
DD
V
V
DD
μA
Notes
ns
2, 5
ns
2
ns
2, 3
ns
2, 4
ns
2, 4, 6
for
, reference
SYS

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpc8360e

Table of Contents