Timers And Counters; Timer Area (T) - Omron CP1H-X40D Operation Manual

Cpu unit sysmac cp series
Hide thumbs Also See for CP1H-X40D:
Table of Contents

Advertisement

Timers and Counters

Examples

4-13 Timers and Counters

4-13-1 Timer Area (T)

In this example, a TR bit is used when two outputs have been directly con-
nected to a branch point.
0.00
0.01
In this example, a TR bit is used when an output is connected to a branch
point without a separate execution condition.
0.00
Note A TR bit is not required when there are no execution conditions after the
branch point or there is an execution condition only in the last line of the
instruction block.
0.00
0.00
The 4,096 timer numbers (T0000 to T4095) are shared by the TIM,
TIMX(550), TIMH(015), TIMHX(551), TMHH(540), TIMHHX(552), TTIM(087),
TTIMX(555), TIMW(813), TIMWX(816), TMHW(815), and TIMHWX(817)
instructions. Timer Completion Flags and present values (PVs) for these
instructions are accessed with the timer numbers.
The TIML(542), TIMLX(553), MTIM(543), and MTIMX(554) instructions do not
use timer numbers.
When a timer number is used in an operand that requires bit data, the timer
number accesses the Completion Flag of the timer. When a timer number is
used in an operand that requires word data, the timer number accesses the
PV of the timer. Timer Completion Flags can be used as often as necessary
as normally open and normally closed conditions and the values of timer PVs
can be read as normal word data.
TR0
0.02
0.03
0.04
0.05
0.01
0.02
TR0
0.03
0.01
0.02
0.01
0.02
0.03
Section 4-13
Instruction
Operand
0.00
LD
OR
0.01
OUT
TR 0
AND
0.02
0.03
OUT
LD
TR 0
AND
0.04
OUT
0.05
Operand
Instruction
LD
0.00
OUT
TR 0
AND
0.01
OUT
0.02
TR 0
LD
0.03
OUT
Instruction
Operand
0.00
LD
0.01
OUT
0.02
OUT
Instruction
Operand
0.00
LD
0.01
OUT
0.02
AND
0.03
OUT
167

Advertisement

Table of Contents
loading

This manual is also suitable for:

Cp1h-xa40dCp1h-y20dt-dCp1h

Table of Contents