Table of Contents
Advertisement
Address
03D4h - 03DAh
03E8h - 03EFh
03F0h - 03F5h
03F6h - 03F7h
03F8h - 03FFh
0400h - 043Fh
04D0h - 04D1h
0678h - 067Ah
0778h - 077Ah
07BCh - 07BEh
0CA0 - CA3h
0CF8h
0CF9h
0CFCh
46E8h
Memory map
Address Range (hex)
0 to 07FFFFh
0A0000h to 0BFFFFh
0C0000h and 0DFFFFh
0E0000h to 0FFFFFh
0E0000h to 0EFFFFh
FC000000h to FFFFFFFFh
Interrupts
The table overleaf recommends the logical interrupt mapping of interrupt sources; it reflects a
typical configuration, but these interrupts can be changed by the user. Use the information to
determine how to program each interrupt.
The actual interrupt map is defined using configuration registers in the PIIX4E and the I/O
controller. I/O Redirection Registers in the I/O APIC are provided for each interrupt signal; the
signals define hardware interrupt signal characteristics for APIC messages sent to local APIC(s).
N N O O T T E E
To disable either IDE controller and reuse the interrupt: if you plan to disable either IDE
controller to reuse the interrupt for that controller, you must physically unplug the IDE cable from
the board connector (IDE0) if a cable is present. Simply disabling the drive by configuring the SSU
option does not make the interrupt available.
Resource
Color Graphics Controller
Serial Port A
Diskette Controller
Primary IDE - Sec. Diskette
Serial Port A (Primary)
DMA Controller 1, Extended Mode Registers
Interrupt Controllers 1 and 2 Control Register
Parallel Port (ECP)
Parallel Port (ECP)
Parallel Port (ECP)
BMC Registers
PCI CONFIG_ADDRESS Register
NBX Turbo and Reset control
PCI CONFIG_DATA Register
Video Display Controller
Amount
640 KB
128 KB
128 KB
128 KB
2 MB
64 MB
I / O a d d r e s s e s , i n t e r r u p t s e t c .
Device
PIIX4E
PIIX4E
Function
DOS region, base system memory
Video or SMM memory
Add-in board BIOS and buffer area
System BIOS
Extended system BIOS
PCI memory space
FT5000 HANDBOOK
Notes
Located in 450NX
Located in 450NX
6/3
Advertisement
Table of Contents
