Intel Itanium 2 Processor Datasheet page 36

2 processor 1.66 ghz with 9 mb l3 cache / 1.66 ghz with 6 mb l3 cache / 1.6 ghz with 9 mb l3 cache / 1.6 ghz with 6 mb l3 cache/ 1.5 ghz with 6 mb l3 cache / 1.5 ghz with 4 mb l3 cache / 1.4 ghz with 4 mb l3 cache / 1.3 ghz with 3 mb l3 cache / 1.0 ghz wi
Table of Contents

Advertisement

Electrical Specifications
Table 2-26. Connection for Unused Pins (Sheet 2 of 2)
System Management Signals
3.3V
SMA[2:0]
SMSC
SMSD
SMWP
THRMALERT#
LVTTL Power Pod Signals
OUTEN
PPODGD#
CPUPRES#
Reserved Pins
N/C
NOTES:
1. L = GND, H = V
2. AGTL+ output signals SBSY[0:1]#, DBSY[0:1]#, and DRDY[0,1]# may be left as N/C if not used on platform.
3. Should be properly terminated through a resistor.
4. THRMALERT# should be pulled up to 3.3V through a resistor.
36
Pins/Pin Groups
.
CTERM
Recommended
Connections
GND
N/C
N/C
N/C
N/C
H
Must be used
Must be used
Must be used
N/C
Notes
1, 4
Datasheet

Advertisement

Table of Contents
loading

Table of Contents