Ringback Specification; Signal Ringback Specifications For Non-Agtl+ Signal Simulation At The Processor Core (S.e.p. And Ppga Packages); Signal Ringback Guidelines For Non-Agtl+ Signal Edge Finger Measurement (S.e; Signal Ringback Specifications For Non-Agtl+ Signal Simulation At The Processor Pins (Fc-Pga/Fc-Pga2 Packages) - Intel CELERON 1.10 GHZ Datasheet

Processor up to 1.10 ghz
Hide thumbs Also See for CELERON 1.10 GHZ:
Table of Contents

Advertisement

®
®
Intel
Celeron
Processor up to 1.10 GHz
3.3.2

Ringback Specification

Ringback refers to the amount of reflection seen after a signal has switched. The ringback
specification is the voltage that the signal rings back to after achieving its maximum absolute
value. (See
detection or extend the propagation delay. The ringback specification applies to the input pin of
each receiving agent. Violations of the signal ringback specification are not allowed under any
circumstances for non-AGTL+ signals.
Ringback can be simulated with or without the input protection diodes that can be added to the
input buffer model. However, signals that reach the clamping voltage should be evaluated further.
See
Table 34
processor core, and
lists the ringback specifications for the FC-PGA/FC-PGA2 packages.
Table 34. Signal Ringback Specifications for Non-AGTL+ Signal Simulation at the Processor
Core (S.E.P. and PPGA Packages)
Input Signal Group
Non-AGTL+ Signals
Non-AGTL+ Signals
NOTE:
1. Unless otherwise noted, all specifications in this table apply to all Celeron processor frequencies.
Table 35. Signal Ringback Guidelines for Non-AGTL+ Signal Edge Finger Measurement
(S.E.P. Package)
Input Signal Group
Non-AGTL+ Signals
Non-AGTL+ Signals
NOTE:
1. Unless otherwise noted, all specifications in this table apply to all Celeron processor frequencies.
Table 36. Signal Ringback Specifications for Non-AGTL+ Signal Simulation at the Processor
Pins (FC-PGA/FC-PGA2 Packages)
Input Signal Group
Non-AGTL+ Signals
PWRGOOD
Non-AGTL+ Signals
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all FC-PGA/FC-PGA2 processor frequencies
and cache sizes.
58
Figure 14
for an illustration of ringback.) Excessive ringback can cause false signal
for the signal ringback specifications for non-AGTL+ signals for simulations at the
Table 35
for guidelines on measuring ringback at the edge fingers.
Transition
0
1
1
0
Transition
0
1
1
0
Transition
0
1
0
1
1
0
Maximum Ringback
(with Input Diodes Present)
1.7
0.7
Maximum Ringback
(with Input Diodes Present)
2.0
0.7
Maximum Ringback
(with Input Diodes Present)
V
+ 0.200
REF
2.0
V
– 0.200
REF
Table 36
Unit
Figure
Notes
V
14
V
14
Unit
Figure
Notes
V
14
V
14
Unit
Figure
V
16
V
16
V
16
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Celeron series

Table of Contents