Advertisement
You can write 1 to DMA_TCF, then it acts as if terminal
count occurred. This function is useful for user to test and
debug the application. Before initiating a delay-, about- or
pre-trigger acquisition mode, you have to write 0 to clear
this bit first.
This bit indicates whether the A/D trigger event occurred.
1 means A/D trigger event has occurred.
You can write 1 to AI_TRGF, then it acts as if A/D trigger
event has occurred. It is useful for you to test and debug
the application. Before initiating a post-, delay-, about- or
pre-trigger acquisition mode, you have to write 0 to clear
this bit first.
.
Table D-8: Register for clear interrupt and FIFO
B
a
e s
A
d
. d
5 1
4 1
8
W
C
L
R
_
D
A
F
Clear interrupt
Write 0 to this bit will clear the A/D FIFO.
Write 0 to this bit will clear the D/A FIFO.
Advantech Co., Ltd.
www.advantech.com
Get other manuals https://www.bkmanuals.com
3 1
2 1
1 1
0 1
9
C
e l
r a
C
L
R
_
A
D
F
Write any values to Write BASE+8 low byte
clears the interrupt.
—
8
7
6
5
n i
e t
r r
p u
a t
d n
F
F I
O
C
– 89 –
PCI-1712/1712L User's Manual
APPENDIX D
4
3
2
1
0
e l
r a
n i
r e t
u r
t p
Advertisement
