Nvidia Jetson TX2 Manual page 73

Hide thumbs Also See for Jetson TX2:
Table of Contents

Advertisement

Figure 46. Strap Connections
Tegra
1.8V
SYS
GPIO_SW1
GPIO_SW2
GPIO_SW4
DEBUG
UART1_RTS_N
AO
UART3_TX
UART7_TX
CONN
UART4_TX
UART4_RTS_N
SPI
QSPI_IO2
Table 86. Power-on Strapping Breakdown
Module Pin
Tegra Ball Name
Name
FORCE_RECOV#
GPIO_SW1
SLEEP#
GPIO_SW2
UART1_TX
UART3_TX
UART0_RTS
UART1_RTS_N
RSVD-D8
UART7_TX
NA (see note 5)
UART4_TX
NA (see note 5)
UART4_RTS_N
Note:
If the SLEEP# pin is used in a design, it must not be drive n or pulled low during power-on at the same time as
1.
FORCE_RECOV# is pulled low for Recovery Mode as this would change the strapping and select a reserved mode.
Violating this requirement will prevent the system from entering Recovery Mode.
If UART1_TX or UART0_RTS are used in a design, they must not be driven or pulled high or low during power-on.
2.
Violating this requirement can change the RAM_CODE strapping & result in functional failures.
The above BOOT_SELECT option is only in effect in "regular boot" conditions i.e. coldboot. If "Forced Recovery" mode is
3.
detected (FORCE_RECOV# low at boot), that mode take precedence over the eMMC boot device choice.
If UART7_TX (on RSVD pin) is used in a design, it must not be driven or pulled high during power-on as this would affect
4.
the BOOT_SELECT strapping. Violating this requirement will likely prevent the system from booting.
JETSON TX2/TX2i OEM PRODUCT | DESIGN GUIDE | 20180618
~100kΩ
~100kΩ
~100kΩ
RCM0 Strap
RCM1 Strap
RCM2 Strap
RAM_CODE0 Strap
RAM_CODE1 Strap
BOOT_SELECT2 Strap
~100kΩ
~100kΩ
~100kΩ
BOOT_SELECT1 Strap
BOOT_SELECT0 Strap
Strap Options
Tegra
Internal
PU/PD
RCM0
~100kΩ PU
RCM1
~100kΩ PU
RAM_CODE1
~100kΩ PD
RAM_CODE0
~100kΩ PD
BOOT_SELECT2
~100kΩ PD
BOOT_SELECT1
~100kΩ PD
BOOT_SELECT0
~100kΩ PD
Jetson TX2/TX2i
BT Wake AP
(On-Module
Bt/Wi-Fi – TX2 only)
1.8V
Mux
UART
(On-Module
SEL
Bt/Wi-Fi – TX2 only)
Module
Description
PU/PD
Recovery Mode [1:0]
x1: Normal boot from secondary device
10: Forced Recovery Mode
00: Reserved
See critical warning in note 1
4.7KΩ PU
[3:2] Selects secondary boot device configuration set
or none
within the BCT. For Nvidia use only.
[1:0] Selects DRAM configuration set within the BCT. For
Nvidia use only.
See critical warning in Note 2.
4.7KΩ PU
or none
4.7kΩ PD
Software reads value and determines Boot device to be
configured and used
4.7kΩ PD
000 = eMMC x8 BootModeOFF, 512-byte page. Maps to
4.7kΩ PD
SDMMC w/config=0x0001 size. 26MHz
001 – 111 Reserved
See Note 3 & 5. See critical warning in Note 4.
NVIDIA Jetson TX2/TX2i OEM Product Design Guide
FORCE_RECOV#
E1
SLEEP#
E2
VOL DN / SLEEP
UART 0_RTS
G11
UART 1_TX
D9
UART7_TX
D8
UART3_TX
H10
UART3_RTS
G10
RECOVERY
(See Note)
73

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Jetson tx2i

Table of Contents