Pcm Bit Length (Blc), Rfs Divider And Bfs Divider For Sampling Frequency (Iislrclk), Serial; Pcm Word Length And Bfs Divider; Bfs Divider And Rfs Divider - Samsung S5PC110 Manual

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
2.6 PCM BIT LENGTH (BLC), RFS DIVIDER AND BFS DIVIDER FOR SAMPLING
FREQUENCY (IISLRCLK), SERIAL BITCLK(IISSCLK), AND ROOT CLOCK(RCLK)
When IIS interface Controller operates as master, IIS interface Controller generates IISLRCLK and IISSCLK that
is Root Clock is divided using RFS and BFS value. To decide Sampling Frequency – IISLRCLK -, BLC, BFS, and
RFS are selected first. Optionally, IIS interface Controller clocks out Root clock as IISCDCLK for codec master
clock (if source of root clock is not IISEXTCDCLK).
In slave mode, you must set the value of BLC, BFS and RFS similar to master (ex: Codec). Because IIS interface
controller needs these value for correct operation.

2.6.1 PCM WORD LENGTH AND BFS DIVIDER

PCM Word Length (BLC) value is selected first, because the value affects BFS value.
available value as BLC.
PCM Bit length(BLC)
Available BFS value

2.6.2 BFS DIVIDER AND RFS DIVIDER

RFS value is selected when BFS is selected
BFS Divider
Available RFS value
Table 2-2
Allowed BFS Value as BLC
8-bit
16fs, 24fs, 32fs, 48fs
shows RFS available value as BFS.
Table 2-3
Table 2-3
Allowed RFS Value as BFS
16fs, 32fs
256fs, 384fs, 512fs, 768fs.
2 IIS MULTI AUDIO INTERFACE
Table 2-2
16-bit
32fs, 48fs
24fs, 48fs
384fs, 768fs.
shows BFS
24-bit
48fs
2-10

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents