Nvvdd Phase 1 & 2 - Clevo P650SE Service Manual

Table of Contents

Advertisement

Schematic Diagrams
NVVDD Phase 1 & 2
A
Sheet 59 of 72
B
NVVDD Phase 1 & 2
GPU_VSS_SENSE
60
PS1_NVVDD_BST_PH3
60
PS1_NVVDD_GATE3
C
D
B - 60 NVVDD Phase 1 & 2
1
2
3
PAGE 21: NVVDD PHASE 1 and 2
PS1_NVVDD_VCC
PC34
0.1u_10V_X7R_04
FREQ SELECTION
PR28
90.9K_1%_04
PWR_SRC_NV
GND
PS1_NVVDD_BST_PH1
3phase
PR27
*2.2K_04
PR171
6.8K_1%_04
GND
(pin 24)
PC18
*0.1u_25V_X7R_06
PR156
10K_04
3V3_RUN
PS1_NVVDD_PGOOD
58,60
PS1_NVVDD_PGOOD
PU3
PR39
10K_04
UP1642P
3V3_RUN
INS102338383
QFN24
GPIO6_PSI
PS1_NVVDD_PSI
PR38
0_04
COMMON
30
GPIO6_PSI
D03 BCN
PU2 GC6 Timing
PR42
4.7K_04
OPT1
3V3_RUN
15
VCC
DGPU_PWR_EN
C
A
PC32
PD2
*RB751S-40C2
C
A
58,60
PS1_NVVDD_EN
9
FS
PD1
RB751S-40C2
GND
16
PGOOD
PS1_NVVDD_EN_R
3
EN
4
PSI
Vout: 0.6V~1.2V
GPIO0_NVVDD_PWM_VID
5
VID
30
GPIO0_NVVDD_PWM_VID
Vboot: 0.875V
PS1_NVVDD_VREF
PC19
1u_10V_X7R_06
8
VREF
PC20
*1u_10V_X7R_06
R2
PR29
39.2K_1%_04
PS1_NVVDD_REFIN
7
REFIN
R4
R3
PR34
39.2K_1%_04
6
REFADJ
PS1_NVVDD_REFIN_R45
PS1_NVVDD_REFADJ_R
PR31
R1
PS1_NVVDD_REFADJ
30.1K_1%_04
PR30
1.5K_1%_04
PC29
R5
PR32
1500p_50V_04
1.4K_1%_04
PR40
*0_04
3V3_RUN
PR24
*0_04
PS1_NVVDD_GND_SENSE_REFADJ
OPT1
PS1_NVVDD_BST_PH2
PR43
3phase
6.8K_1%_04
PS1_NVVDD_DRVR2_PH_R
14
TALERT
PR25
PR56
*220_04
0_04
30
GPIO9_THERM_ALERT#
PS1_NVVDD2_ISEN3
13
TSNS
PC127
PS1_NVVDD_GATE3_R
22
GND
PR37
GND
3phase
RT3
PR165
25
6.8K_1%_04
THERM/GND
*150K_NTC_04
*2.2K_04
PS1_NVVDD_BST_PH3
PR36
3phase
0_04
PR51
0_04
PS1_NVVDD_VREF
PR163
*0_04
3phase
GND
GND
GND
PS1_NVVDD_GATE3
GND
GND
GC6 2.0 ENTRY /EXIT Timing
FB_CKE
Normal
Self-Refresh
Self-Refresh
Active
X
X
PEX_LINK
GPU_PEX_RST#
OC6_FB_EN
3V3_MAIN_EN
ALL RAIL PGOOD
CPU_EVENT#
GC6 2.0 ENTRY
GC6 2.0 EXIT
1
2
3
4
5
5V
PR173
2.2_1%_06
PR50
100K_04
PS1_NVVDD_PVCC
PC132
PC133
0.1u_10V_X7R_04
22u_6.3V_X5R_08
GND
GND
5V
PC33
PR47
*0_04
*1u_25V_X5R_06
OPENVREG
GND
OPT2
21
PD4
ISEN1
PVCC
*RB0540S2
EMI
PS1_NVVDD_DRVR1_UGATE
2
HGATE1
0.300
PR168
0_06
PS1_NVVDD_BOOT_PH1
PS1_NVVDD_BOOT_PH1_R
1
0.300
0.300
PC37
0.1u_10V_X7R_04
BOOT1
PR49
0_06
PS1_NVVDD_BST_PH1
PHASE1
24
0.300
23
0.300
PS1_NVVDD_DRVR1_LGATE
LGATE1
PR167
0_06
PR52
*10K_04
GND
EMI
17
PS1_NVVDD_DRVR2_UGATE
HGATE2
0.300
PR172
0_06
PC36
PS1_NVVDD_BOOT_PH2
18
PR48
0_06
0.300
PS1_NVVDD_BOOT_PH2_R
BOOT2
0.300
PS1_NVVDD_BST_PH2
19
0.1u_10V_X7R_04
PHASE2
0.300
20
PS1_NVVDD_DRVR2_LGATE
LGATE2
0.300
PR170
*10K_04
GND
10
GNDSNS
11
VSNS
12
COMP
OPT2
5V
ISEN2
ISEN3
PWM3
PR46
*0_04
PC38
*1u_25V_X5R_06
PD3
*RB0540S2
GND
PS1_NVVDD_FB
Normal
PS1_NVVDD_CP
Detect
Train
PR26
15.8K_1%_04
PC30
*0.01u_50V_X7R_04
GND
GM Amp Compensation
T1
0.04ms<T1<4ms
T0
T0<0.001ms
33,35,48
DGPU_PWR_EN#
4
5
6
7
PWR_SRC_NV
Place Close to DrMOS
PC65
PC54
PC171
PC58
PC67
PC66
PC50
PC63
1
D1
2
GND
INS102338505
3
G1
MLP08
COMMON
S1
6
NVVDD
D2
8
PL4
Optional
7
PS1_NVVDD_DRVR1_PH
1
2
0.500
BCIH1338LD-R22N
PU11
D03
D02A
5
G2
CSD87350Q5D
PC148
PC55
PC56
PC53
470p_50V_X7R_04
470u_2V_SMD-V
470u_2V_SMD-V
470u_2V_SMD-V
9
S2
COMMON
COMMON
COMMON
20%
20%
20%
0.300
2V
2V
2V
AL POLYMER
AL POLYMER
AL POLYMER
PS1_NVVDD_DRVR1_SNUB
3.0A@105C
3.0A@105C
3.0A@105C
0.009R
0.009R
0.009R
1
D1
SMD_7343
SMD_7343
SMD_7343
2
PR175
INS102337682
1_1%_06
3
G1
MLP08
D03
COMMON
S1
D2
6
GND
8
PWR_SRC_NV
7
PU12
G2
5
CSD87350Q5D
PC57
PC48
PC169
PC138
PC135
9
S2
GND
Optional
GND
1
D1
PWR_SRC_NV
2
Optional
INS102337478
Place Close to DrMOS
3
G1
MLP08
PC45
PC51
PC141
PC139
PC142
PC144
COMMON
S1
6
D2
8
7
PU9
5
G2
CSD87350Q5D
9
S2
NVVDD
GND
PL3
PS1_NVVDD_DRVR2_PH
1
1
2
D1
0.500
1V
0.4
110A
2
BCIH1338LD-R22N
INS102338615
D03
3
G1
MLP08
PC136
PC44
PC49
COMMON
470p_50V_X7R_04
470u_2V_SMD-V
*220u_2V_SMD-V
S1
COMMON
COMMON
D2
6
20%
20%
8
0.300
2V
2V
PS1_NVVDD_DRVR2_SNUB
7
AL POLYMER
AL POLYMER
3.0A@105C
3.0A@105C
0.009R
0.009R
SMD_7343
SMD_7343
PU10
PR174
G2
5
CSD87350Q5D
1_1%_06
9
D03
S2
GND
GND
PR55
100_04
Opamp Compensation
GND
PC28
*22p_50V_X7R_04
PC27
PS1_NVVDD_FB_RC
PC24
PR35
*1000p_50V_X7R_04
PS1_NVVDD_CP_RC
*4700p_50V_X7R_04
*40.2_1%_04
PC22
1000p_50V_X7R_04
PR33
1K_1%_04
PC23
PR54
4700p_50V_X7R_04
100_04
NVVDD
GND
3.3V
3.3VS
D03
PR144
PR227
1K_04
D03
*1K_04
2,3,13,30,32,41,42,43,44,45,49,50,51,52,54,55,58,60
PR136
DGPU_PWR_EN
41,45,49,51,52,54,55,58,60
DGPU_PWR_EN
51,58
23,28,30,31,37,58
PQ22
1K_04
D03
G
2SK3018S3
PC118
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
*0.1u_16V_Y5V_04
PC120
PR151
1000p_50V_X7R_04
Title
Title
Title
[59] NVVDD PHASE 1 AND 2
[59] NVVDD PHASE 1 AND 2
[59] NVVDD PHASE 1 AND 2
100K_04
Size
Size
Size
Document Number
Document Number
Document Number
6-71-P6500-D03
6-71-P6500-D03
6-71-P6500-D03
Custom
Custom
Custom
P650SE
P650SE
P650SE
Date:
Date:
Date:
Wednesday, October 08, 2014
Wednesday, October 08, 2014
Wednesday, October 08, 2014
6
7
8
Optional
PC62
A
EMI
D02A
PC52
PC158
PC42
PC156
*220u_2V_SMD-V
COMMON
20%
2V
AL-Polymer
0.006ohm
SMD_7343
D03
GND
GND
GND
B
EMI
D02A
PC61
PC59
PC60
C
D03
GND
GND
GND
GPU_VSS_SENSE
18,58
GPU_VDD_SENSE
18,58
D
3.3V
5V
3V3_RUN
58,60
PWR_SRC_NV
27,31,60
NVVDD
Rev
Rev
Rev
D03
D03
D03
Sheet
Sheet
Sheet
59
59
59
of
of
of
77
77
77
8

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

P651se

Table of Contents