Appendix H: System Overview
DMA Channels
DMA Controller 1
Ch0-Reserved for User
Ch1-ECP *
Ch2-Diskette
Ch3-Reserved for User
* ECP DMA channel can be changed to Ch3 by using Jumper JP15
(see page 2-15 of the manual).
Note:
DMA controller 1 supports 8-bit data transfer.
DMA controller 2 supports 16-bit data transfer.
Address Generation for DMA Channels 3 to 0
Source
Address
Address Generation for DMA Channels 7 to 5
Source
Address
Page Memory Address
I/O Port Address
0081H
0082H
0083H
0087H
0089H
008AH
008BH
DMA Controller 2
Ch4-Cascade for CTRL 1
Ch5-Reserved for User
Ch6-Reserved for User
Ch7-Reserved for User
DMA Page Memory
A23 <
>A16
DMA Page Memory
A23 <
>A17
Page Memory
DMA Channel 2
DMA Channel 3
DMA Channel 1
DMA Channel 0
DMA Channel 6
DMA Channel 7
DMA Channel 5
G486VPA
DMA Controller 1
A15 <
> A0
DMA Controller 2
A16 <
> A1
Appendix H u H-1