Microsoft® is a registered trademark; Windows®, Windows NT®, Windows XP®, Windows 7®, Windows 8®, Windows 10®
All other trademarks or intellectual property mentioned herein belongs to their respective owners.
Information furnished by DAQ SYSTEM is believed to be accurate and reliable, However, no responsibility is assumed by DAQ SYSTEM for its use, nor
for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under
any patent or copyrights of DAQ SYSTEM.
The information in this document is subject to change without notice and no part of this document may be copied or reproduced without the prior
Page 1
All other trademarks or intellectual property mentioned herein belongs to their respective owners. Information furnished by DAQ SYSTEM is believed to be accurate and reliable, However, no responsibility is assumed by DAQ SYSTEM for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or copyrights of DAQ SYSTEM.
API, and the figure below shows the interlocking operation of the board. [Figure 1-1. PCIe-FRM13 Board Usage] In [Figure 1-1], PCIe-FRM13 is installed in the PCI Express slot in the PC and receives from the camera through the image frame through the Camera-Link standard interface. It is responsible for transmitting the received data to the application program through the PCI Express 1x GEN2 interface.
PCIe-FRM13 User’s Manual 1-1 Product Features Items Description Remark Hardware PC Interface PCI Express 1x GEN2 Operation Power PC Power +3.3V (Max 1.1A) +12V (Max 1A). Video Interface Base Camera Link Feature Area/Line Scan Camera Pixel Clock : 20 ~ 85MHz External I/O 4-Ch.
2. PCIe-FRM13 Board Function 2-1 Board Block Diagram As shown in the figure below, in the case of PCIe-FRM13, FPGA Core Logic is in charge of overall control. Main functions include Frame Data reception, UART data transmission/reception for this, Camera Control signal and external trigger.
2-2 FPGA Block Diagram The FPGA core logic is programmed using JTAG, and the logic program is saved in FPGA Program Logic and loaded when power is applied. PCI Express Local BUS PCIe-FRM13 INTERNAL BLOCK - FPGA 1x BUS Local Bus Address Data(Mem,I/O) Reserved (0x00 –...
PCIe-FRM13 User’s Manual 2-3 Camera Link Camera Link is a communication interface developed for use in vision applications. In the past, we used proprietary connectors and cables between camera makers and frame grabber makers. This caused a lot of confusion and cost increase for users. In order to resolve this confusion,...
Page 10
PCIe-FRM13 User’s Manual [Figure 2-3. Base Camera Link Block Diagram]...
PCIe-FRM13 User’s Manual 2-4 Camera Link Cable & Connector Camera Link The connection between the camera and the PCIe-FRM13 board uses a 26 Pin MDR (Mini D Ribbon) cable. The camera link cable consists of a twin-axial shielded cable and two MDR 26-male plugs.
(Frame Valid, Line Valid, Data Valid, and a spare) through the Channel Link chip in PCIe-FRM13. In addition, a clock signal is made with one LVDS to synchronize the signal between the camera and PCIe-FRM13, and the remaining cameras control signals and communication signals are converted into general TTL signal levels and used.
Page 13
The figure below shows the circuit that uses the serial input signal input through the Camera- link cable as a general input on the PCIe-FRM11 board. [Figure 2-8. Serial Communication LVDS Digital Output Circuit] PCIe-FRM13 supports Base Configuration including the following bit allocation. 1, 2 ,or 3 Pixels (or Taps) at 8 Bits ...
PCIe-FRM13 User’s Manual 3. PCIe-FRM13 Board Description Each important board function is briefly described. For detailed function information, please refer to the parts specification. 3-1 PCIe-FRM13 Board Layout [Figure 3-1. PCIe-FRM11 Layout] There are a total of seven LEDs on the board, and the description of each is as follows.
PCIe-FRM13 User’s Manual 3-2 Device Features (1) U1 : Differential Line Receiver Camera Control Signal (2) U4 : Differential Line Driver/Receiver Serial communication between camera and frame grabber (3) U2 : LVDS Receive an image frame. Transmits/receives UART signals. Outputs Camera Control Digital Output.
PCIe-FRM13 User’s Manual 3-3 Connector Pin-out The connectors and jumpers used in PCIe-FRM13 will be described. The main connectors are MDR 26pin connector J1 for Camera Link connection, D-SUB 15pin connector for external I/O connection, and Mini-circular connector for external power supply. [Figure 3-2] shows the bracket that interfaces with the board and the connection connector.
PCIe-FRM13 User’s Manual 3-3-1 J1(MDR26) Connector The figure below shows the pin map of the J1 connector of the board used when using the Base Configuration Camera Link. All pin specifications are input/output based on the Camera Link standard, so please refer to the Camera Link standard document for details.
Page 18
PCIe-FRM13 User’s Manual [Table 1. J1 Connector] Pin No Name Description Remark Inner Shield Cable shield CC4- Camera Control output 4- CC3+ Camera Control output 3+ CC2-- Camera Control output 2- CC1+ Camera Control output 1+ SerTFG+ Serial to Frame grabber +...
PCIe-FRM13 User’s Manual 3-3-2 J5 Connector The PCIe-FRM13 board is an external digital input/output device, and 8 digital inputs and 8 digital outputs isolated by a photo-coupler can be used through the J5 connector. The photo-coupler circuit is shown below.
PCIe-FRM13 User’s Manual 3-3-3 Dsub-15 Connector On the PCIe-FRM13 board, 5 digital inputs and 8 digital outputs isolated by photo- couplers can be connected to the Dsub-15 connector on the board with a cable through the J5 connector. The pin map of the Dsub-15 connector is shown in the figure below.
PCIe-FRM13 User’s Manual 3-3-4 Mini-Circular Connector The PCIe-FRM13 board has a 6-pin mini circular connector, so you can supply DC12 power to the outside (camera). The maximum usable current is 1A, and to use more than 1A current, a separate power supply must be used.
PCIe-FRM13 User’s Manual 3-3-5 J6 Switch PCIE-FRM13 board is designed to use up to 4 PCIe-FRM11 boards simultaneously in one system (PC). Each board classification can be set through the 4-pin DIP switch in the board. [Figure 3-8. J6 Switch (Top View)] [Table 5.
The photo-coupler input can be connected with other DIO boards of the DQ system or connected with a cable (20 pins) through the J2 connector connected to the DSUB 15 pin connector of the PCIe-FRM13 board. In this case, only input bits 4 to 0 are connected. .
The photo-coupler output can be connected with other DIO boards of the DQ system or connected with a cable (20 pins) through the J2 connector connected to the DSUB 15 pin connector of the PCIe-FRM13 board, and in this case, output bits 7 to 0 are connected.
The board environment must be Windows 2000 SP4 or higher and Windows XP SP1 or higher. First, turn off the PC's power, plug the PCIe-FRM13 board into the PCI Express Slot, and turn on the PC's power. When the “Start New Hardware Wizard” window opens as shown below, select as shown below and click the Next button.
Page 27
PCIe-FRM13 User’s Manual 2. Select Driver from the enclosed CD and click the Next button. 3. Click the Next button. It indicates that the installation process is proceeding as shown below. The driver folder contains “pcie_frm11.inf” and “pcie_frm11.sys” files required for driver...
Page 28
4. When the installation is completed normally, it is shown in the figure below. 5. When the installation is complete, check whether the driver is installed normally in the following way. 6. In My Computer -> Properties -> Hardware -> Device Manager, check if the Multifunction Adapter -> “PCIe-FRM13” is installed.
Page 29
PCIe-FRM13 User’s Manual 7. If it appears as shown in the figure below, the installation has been completed normally. The above figure shows the screen where the PCIe-FRM13 board is normally installed in the PC. (Check the red circle) (Note) After initial installation, the PC must be rebooted for normal operation.
PCIe-FRM13 User’s Manual 5. Sample Program Sample programs “FrmTest” and “FrameView” are provided in the TestApp folder of the CDROM provided with the board for easy use of the board. First, “FrmTest.exe”, one of the executable files, displays Frame Data as a hexadecimal value and stores it in memory or hard disk so that developers can utilize the frame data needed by the user.
Page 31
PCIe-FRM13 User’s Manual The sample program execution sequence is as follows. Get the resolution of the sensor with Get Size. 1. Get the resolution of the sensor with Get Size. 2. Device Init Set the frame size to the resolution of the sensor.
Page 32
PCIe-FRM13 User’s Manual (4) “Device Init” button Press this button to initialize the function of receiving image frame data. It is performed only once after power is applied to the board. (5) “Start” button Press this button to begin to start image data.
Page 33
PCIe-FRM13 User’s Manual (14) Mode Selection “Half tone” toggle : Select Half tone mode. “DDR Use” toggle : Select whether to use DDR Memory. “DE Use” toggle : Select DE (Data Valid) signal. “Inverse_Vsync” toggle : Inverts the phase of the vertical signal.
PCIe-FRM13 User’s Manual 5-2 UART Function (1) “UART” selection The speed of the UART can be selected from 9600, 19200, 38400, 57600, 115200 Baud Rate (2) “Send” button It sends the UART data written in the above column. (3) “Get” button It gets data from UART buffer.
PCIe-FRM13 User’s Manual 5-3 Area/Line Scan Function (1) “Camera Mode” 선택 Select Area or Line according to the input camera image. 0 : Area 1 : Line (Freerun) 2: Line (Ext) (2) “For Line Scan” button Line can be selected from 1 to 65536 as Line Scan Camera Option.
Page 36
PCIe-FRM13 User’s Manual (2) CC_Control(for Trigger) bit0(CC0 out) <= Internal Trigger 1 bit1(CC1 out) <= Internal Trigger 2 bit2(CC2 out) <= CC2 bit3(CC3 out) <= External Trigger (3) “Configure Trigger” button Set the trigger Delay, Width, and Blank selected from Trigger #1 (CC0) and Trigger #2 (CC1).
PCIe-FRM13 User’s Manual Trigger Clock 45us 155us (4) “TRG1_Inverse / TRG2_Inverse” button The pulse of the selected Trigger 0 (CC0) or Trigger 1 (CC1) is reversed. Normal Invert 5-5 DIO Function (1) “DIO Read” button It is called when reading the value of general purpose I/O port. The read data is recorded in the editor box next to the button.
PCIe-FRM13 User’s Manual Appendix Board Size The external sizes of the board are as follows. For detailed dimensions, please contact the person in charge. 120.8...
⑥ Products whose serial number has been changed or removed intentionally ⑦ If DAQ SYSTEM determines that it is the customer's fault for other reasons (5) Shipping costs for returning the repaired product to DAQ SYSTEM are the responsibility of the customer.
1. Specification of Camera Link Interface Standard for Digital Cameras and Frame Grabbers -- Camera Link committee 2. PCI Local Bus Specification Revision2.1 -- PCI Special Interest Group 3. AN201 How to build application using API -- DAQ system 4. AN312 PCIe-FRM13 API Programming -- DAQ system...
Page 41
PCIe-FRM13 User’s Manual MEMO Contact Point Web sit : https://www.daqsystem.com Email : postmaster@daqsystem.com...
Need help?
Do you have a question about the PCIe-FRM13 and is the answer not in the manual?
Questions and answers