Pci Express Root Port 5(M.2/Pcie Slot) - Avalue Technology EMX-APLP-34 User Manual

Intel celeron processor j3455 with intel aplp itx
Table of Contents

Advertisement

EMX-APLP-34 User's Manual
ASPM
L1 Substates
PCIe Speed
3.6.3.4.2.3

PCI Express Root Port 5(M.2/PCIe slot)

Item
PCI Express Root Port 5
(M.2/PCIe slot)
ASPM
L1 Substates
66 EMX-APLP-34 User's Manual
Disable[Default]
L0s
L1
L0sL1
Auto
Disabled[Default]
L1.1
L1.2
L1.1 & L1.2
Auto[Default]
Gen 1
Gen 2
Option
Disable
Enable[Default],
Disable[Default]
L0s
L1
L0sL1
Auto
Disabled[Default]
L1.1
L1.2
L1.1 & L1.2
PCI Express Active State Power Management
settings
PCI Express L1 Substates settings.
Configure PCIe Speed
Description
Control the PCI Express Root Port. Auto: To
disable unused root port automatically for the
most optimum power savings. Enable: Enable
PCIe root port Disable: Disable PCIe root port
PCI Express Active State Power Management
settings
PCI Express L1 Substates settings.

Advertisement

Table of Contents
loading

Table of Contents