Pci Express Slot 1 (Pci-E Port 5~8) - Avalue Technology EAX-C246BP User Manual

3.6.3.2.1.1

PCI Express Slot 1 (PCI-E Port 5~8)

Item
PCI Express Slot 1
(PCI-E Port 5~8)
ASPM 4
L1 Substates
PCIe Speed
Detect Timeout
Option
Disabled
Enabled[Default],
Disabled[Default]
L0s
L1
L0sL1
Auto
Disabled
L1.1
L1.1 & L1.2[Default]
Auto[Default]
Gen1
Gen2
Gen3
0[Default],
Description
Control the PCI Express Root Port.
Set the ASPM Level: Force L0s – Force all
links to L0s State AUTO – BIOS auto
configure DISABLE – Disables ASPM.
PCI Express L1 Substates settings.
Configure PCIe Speed
The number of milliseconds reference code
will wait for link to exit Detect state for
enabled ports before assuming there is no
device and potentially disabling the port.
EAX-C246BP User's Manual 67
User's Manual