Supermicro X10SRL-F User Manual page 75

Hide thumbs Also See for X10SRL-F:
Table of Contents

Advertisement

Execute Disable Bit (Available if supported by the OS & the CPU)
Set to Enabled for Execute Disable Bit support which will allow the processor to
designate areas in the system memory where an application code can execute and
where it cannot, thus preventing a worm or a virus from flooding illegal codes to over-
whelm the processor or damaging the system during a virus attack. The options are
Enable and Disable. (Refer to Intel and Microsoft websites for more information.)
PPIN Control
Select Unlock/Enable to use the Protected-Processor Inventory Number (PPIN) in
the system. The options are Unlock/Enable and Unlock/Disable.
Hardware Prefetcher (Available when supported by the CPU)
If this item is set to Enable, the hardware prefetcher will prefetch streams of data
and instructions from the main memory to the Level 2 (L2) cache to improve CPU
performance. The options are Disable and Enable.
Adjacent Cache Line Prefetch (Available when supported by the CPU)
Select Enable for the CPU to prefetch both cache lines for 128 bytes as comprised.
Select Disable for the CPU to prefetch both cache lines for 64 bytes. The options
are Disable and Enable.
Note: If there is any change to this setting, you will need to reboot the
system for the change to take effect. Please refer to Intel's website for
detailed information.
DCU Streamer Prefetcher (Available when supported by the CPU)
If this item is set to Enable, the DCU (Data Cache Unit) streamer prefetcher will
prefetch data streams from the cache memory to the DCU (Data Cache Unit) to
speed up data accessing and processing for CPU performance enhancement. The
options are Disable and Enable.
DCU IP Prefetcher
If this item is set to Enable, the IP prefetcher in the DCU (Data Cache Unit) will
prefetch IP addresses to improve network connectivity and system performance.
The options are Enable and Disable.
Direct Cache Access (DCA)
Select Enable to use Intel DCA (Direct Cache Access) Technology to maximize ef-
ficiency in memory data transferring and accessing. The options are Auto, Enable
and Disable.
4-7
Chapter 4: AMI BIOS

Advertisement

Table of Contents
loading

Table of Contents