Adtec RD-70 User Manual page 22

10-bit / multi-codec 1080p receiver / decoder
Table of Contents

Advertisement

Horizontal
Horizontal adjustment defines
Adjust
the difference in the SYNC IN
HSYNC and output HSYNC.
Typically, this should be in the
range of 0 to +1 line in clocks.
For example, a 1080I output
could be adjusted from 0 to
2200.
Vertical Adjust
Vertical adjustment defines the
difference in the SYNC IN VSYNC
and output VSYNC. Typically, this
should be in the range of 0 to +1
frame in lines. For example, a
1080I output could be adjusted
from 0 to 1125.
Pixel Phase
Pixel Phase adjustment is a very
fine grain adjustment that can
adjust within a single clock. The
increments are 1/64th of a clock.
The valid range is 0 to 63.
Genlock Status
Shows if GENLOCK input is
currently being used for the
decoder or in FREE RUN mode
Genlock CVBS
This configuration is used
Out
generally with 3D applications.
The 'MASTER' unit CVBS
configuration must be configured
as 'SYNC'.
Genlock Reset
Reinitializes the Genlock System.
IN signal
0 - 2200
0 - 1125
0 - 63
VIDEO - CVBS output is video
SYNC - CVBS output is black burst
sync signal

Advertisement

Table of Contents
loading

Table of Contents