Table of Contents
Advertisement
(4) Timing Requirements
Table 5.5, Figures 5.4 and 5.5 show timing requirements in the memory expansion mode and the
microprocessor mode.
Table 5.5 Timing requirements (V
Tsu (DB-RD)
Tsu (RDY-BCLK)
Tsu (HOLD-BCLK)
Th (RD-DB)
Th (BCLK-RDY)
Th (BCLK-HOLD)
Td (BCLK-HLDA)
*1 Minimum 13ns (The definition is different from that of the actual MCU. For details, see Figure 5.5.)
Memory expansion mode and microprocessor mode
(only for "with wait")
BCLK
RD
(separate bus)
WR, WRL, WRH
(separate bus)
RD
(multiplex bus)
WR, WRL, WRH
(multiplex bus)
RDY input
Figure 5.4 Timing requirements
Symbol
Data input setup time
RDY* input setup time
HOLD* input setup time
Data input hold time
RDY* input hold time
HOLD* input hold time
HLDA* output delay time
=5V)
CC
Item
Conditions:
• V
=5V
CC
• Input timing voltage: V
• Output timing voltage: V
( 53 / 72 )
Actual MCU
This product
[ns]
[ns]
Min.
Max.
Min.
Max.
40
See left
30
50
40
(*1)
0
See left
0
See left
0
See left
40
See left
=1.0V, V
=4.0V
IL
IH
=2.5V, V
=2.5V
OL
OH
Advertisement
Table of Contents
