Appendix A: Floating Point Rate Mode
A-3
upper output word when in the extended count mode. Bit 15 represents the sign
for each word.
Note: Extended count mode is not a valid configuration when using the floating
point rate mode.
Figure A-3. Counter Low Word
Rate Register words:
These two input data registers contain the rate value while operating in floating
point rate mode. The registers represent a 32 bit word in binary 2's complement
format and when combined form the 32 bit floating point rate value.
Figure A-4. Counter Rate Word
Module status:
Status remains the same as other modes. Information may be found in Chapter 4.
Ladder Logic
In order to create the floating point value, it necessary to join the high and low
rate data words. This is accomplished using the following ladder logic.
User's Manual Pub. 0300181-07 Rev. A
Need help?
Do you have a question about the SLC 500 and is the answer not in the manual?