Fan Control; Miscellaneous Functions; C Serial Bus Interface; Figure 5. Sata Hsbp I 2 C Bus Connection Diagram - Intel SSR212MA Technical Product Specification

Hardware
Hide thumbs Also See for SSR212MA:
Table of Contents

Advertisement

Intel® Storage System SSR212MA
Vitesse* VSC055 (Enhanced Two-Wire Serial controller)
o Drive fault LED
o Drive presence detection
2
o I
C link to Intel® Server Board SE7520JR2
o 8× fan speed (tacho) input
o 2× PWM output
o 3 I/O signals to operator panel capable of driving LED's
CPLD (Altera* EPM3128ATC100-10)
o Alarm output
o Alarm event monitor (enclosure, disk drive and PSU status)
o Cooling module fault LED mounted to rear of backplane
o Software override capability through I
1.5.1

Fan Control

PWM high-side drive configuration
Fan tach filtering
Protective diodes on all hot-swappable signal lines
1.5.2

Miscellaneous Functions

2
I
C EEPROM for FRU data
Chassis intrusion switch (slotted opto switch). However, SAN/IQ software does not
utilize this switch.
2
1.5.3
I

C Serial Bus Interface

The enclosure management controller supports four independent I
speeds of up to 400 Kb/s.
The figure below provides a block diagram of I
System SSR212MA SATA Hot Swap Backplane (HSBP).
R81
I2C_SDA_
R76
I2C_SCL_A
R8
R8
R77
I2C_SDA_B
I2C_SCL_B
Revision 1.4
0R
5%
0R
5%
NO
0R
5%
NO
0R0
5
NO
0R
5%
NO FIT
R80
0R0
5%
I2C_SDA_B_BUF
R88
0R0
5%
I2C_SCL_B_BU
R85
0R0
5%
Figure 5. SATA HSBP I
2
C
2
C bus connection implemented on the Storage
I2C Buffer for Backplane
+5V
U7
8
Vdd
I2C_SDA_A_BUF
1
SDA
7
SCL
I2C_SCL_A_BUF
Vss
4
P82B96T
+5
I2C Buffer for Ops
+5
R95
R9
U
2K
2K
8
1%
1%
Vdd
1
3
SDA
T
7
2
SCL
R
5
T
6
Vss
RY
4
P82B96TD
2
C Bus Connection Diagram
Feature Summary
2
C interface ports with bus
+5V
R147
R148
2K7
2K7
1%
1%
3
I2C_SDA_BP
T
2
RX
5
I2C_SCL_B
T
6
R
I2C_SDA_OP
I2C_SCL_OP
11

Advertisement

Table of Contents
loading

Table of Contents