Supermicro SBI-7428R-C3 User Manual page 69

Blade module
Table of Contents

Advertisement

Menu Option
sSATA Controller
Configure sSATA as
Support Aggressive
Link Power Mana
sSATA Port 0~3
Settings
Spin Up Device
SATA Device
Type
Table 6-8. Server ME Information Sub-menu
Menu Option
General ME
Configuration
Information
Altitude
MCTP Bus Owner
Table 6-9. PCIe/PCI/PnP Configuration Sub-menu
Menu Option
PCI Latency Timer
PERR# Generation
SERR# Generation
PCI PERR/SERR
Support
Table 6-7. sSATA Configuration Sub-menu
Description
This setting allows you to Enable or Disable the SATA controller.
Use this setting to select the SATA mode you desire. Options include IDE, AHCI
and RAID.
Use this setting to Enable or Disable SALP.
For each of the ports you many configure the settings listed below.
This setting allows you to Enable or Disable the Spin up Device for the system. If
enabled for any ports staggered spin up will be performed and only the drives
that have this option enabled will spin up at boot. Otherwise all drives spin up at
boot if this setting is disabled.
This setting allows you to identify that the SATA port is connected to either a
Solid State Drive or a Hard Disk Drive.
Description
General ME configuration information is displayed at the top of this screen.
The altitude of the platform location above sea level, expressed in meters, is set
using the keyboard's number pad "+" or "-" keys. Use the default 80000000 value
if the altitude is unkown.
This setting is for specifying the MCTP bus owner location on PCIe. Values can
be [15:8] bus, [7:3] device or [2:0] function. If 0, then the sending bus owner is
disabled.
Description
Use this feature to set the latency Timer of each PCI device installed on a PCI
bus. Select 32 to set the PCI latency to 32 PCI clock cycles. The options are 32
PCI Bus Clocks, 64 PCI Bus Clocks, 96 PCI Bus Clocks, 128 PCI Bus Clocks,
160 PCI Bus Clocks, 192 PCI Bus Clocks, 224 PCI Bus Clocks and 248 PCI Bus
Clocks.
Select Enabled to allow a PCI device to generate a PERR number for a PCI Bus
Signal Error Event. The options are Disabled and Enabled.
Select Enabled to allow a PCI device to generate an SERR number for a PCI
Bus Signal Error Event. The options are Enabled and Disabled.
This setting Enables or Disables the runtime event for SERR/PERR errors.
6-13
Chapter 6: BIOS

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sbi-7428r-c3n

Table of Contents