Table of Contents
Advertisement
BQ769142
SLUSE91A – SEPTEMBER 2020 – REVISED FEBRUARY 2021
7.20 Cell Balancing
Typical values stated where T
to 80 V (unless otherwise noted)
PARAMETER
R
Internal cell balancing resistance
(CB)
(1)
Operation with V
up to 80 V is supported when the charge pump is not in operation. Whenever the charge pump is in operation (in
BAT
5.5 V or 11 V mode), the maximum voltage on V
their maximum specified voltage.
(2)
Cell balancing must be controlled to limit the current based on the absolute maximum allowed current, and to avoid exceeding the
recommended device operating temperature. This can be accomplished by appropriate sizing of the offchip cell input resistors and
limiting the number of cells that can be balanced simultaneously.
7.21 Cell Open Wire Detector
Typical values stated where T
to 80 V (unless otherwise noted)
PARAMETER
Internal cell open wire check current from
I
(OW)
VCx pin to VSS, 1 ≤ x ≤ 14
(1)
Operation with V
up to 80 V is supported when the charge pump is not in operation. Whenever the charge pump is in operation (in
BAT
5.5 V or 11 V mode), the maximum voltage on V
their maximum specified voltage.
7.22 Internal Temperature Sensor
Typical values stated where T
to 80 V (unless otherwise noted)
PARAMETER
V
Internal temperature sensor voltage drift
(TEMP)
(1)
Operation with V
up to 80 V is supported when the charge pump is not in operation. Whenever the charge pump is in operation (in
BAT
5.5 V or 11 V mode), the maximum voltage on V
their maximum specified voltage.
7.23 Thermistor Measurement
Typical values stated where T
to 80 V (unless otherwise noted)
PARAMETER
Internal pullup
R
(TS_PU)
resistance
Internal pad
R
(TS_PAD)
resistance
Internal pullup
R
resistance change
(TS_PU_DRIFT)
over temperature
(1)
Operation with V
up to 80 V is supported when the charge pump is not in operation. Whenever the charge pump is in operation (in
BAT
5.5 V or 11 V mode), the maximum voltage on V
their maximum specified voltage.
(2)
The internal pullup resistance includes only the resistance between the REG18 pin and the point where the voltage is sensed by the
ADC.
(3)
The internal pad resistance includes the resistance between the point where the voltage is sensed by the ADC and the pin where an
external thermistor is attached (which includes the TS1, TS2, TS3, ALERT, CFETOFF, DFETOFF, HDQ, DCHG, and DDSG pins)
18
Submit Document Feedback
= 25°C and V
= 59.2 V, min/max values stated where T
A
BAT
(1)
R
for internal FET switch at V
DS(ON)
(2)
V
= 1.5V, 1 ≤ n ≤ 14, V
VC(n-1)
should be reduced to ensure the voltage on CP1, CHG, and DSG does not exceed
BAT
= 25°C and V
= 59.2 V, min/max values stated where T
A
BAT
(1)
VCx > VSS + 0.8 V, 1 ≤ x ≤ 4; VCx > VSS
+ 2.8 V, 5 ≤ x ≤ 14
should be reduced to ensure the voltage on CP1, CHG, and DSG does not exceed
BAT
= 25°C and V
= 59.2 V, min/max values stated where T
A
BAT
(1)
ΔV
measurement
BE
should be reduced to ensure the voltage on CP1, CHG, and DSG does not exceed
BAT
= 25°C and V
= 59.2 V, min/max values stated where T
A
BAT
(1)
TEST CONDITIONS
Setting for nominal 18-kΩ
(2)
Setting for nominal 180-kΩ
(3)
Change over -40°C/+85°C vs value at 25°C
for nominal 18-kΩ
Change over -40°C/+85°C vs value at 25°C
for nominal 180-kΩ
should be reduced to ensure the voltage on CP1, CHG, and DSG does not exceed
BAT
Product Folder Links:
TEST CONDITIONS
-
VC(n)
≥ 4.7 V
BAT
TEST CONDITIONS
TEST CONDITIONS
BQ769142
www.ti.com
= -40°C to 85°C and V
A
BAT
MIN
TYP
MAX
15
28
46
= -40°C to 85°C and V
A
BAT
MIN
TYP
MAX
22
54
95
= -40°C to 85°C and V
A
BAT
MIN
TYP
MAX
0.410
= -40°C to 85°C and V
A
BAT
MIN
TYP
MAX
14.4
18.3
21.6
140
178
216
526
±200
±2000
Copyright © 2021 Texas Instruments Incorporated
= 4.7 V
UNIT
Ω
= 4.7 V
UNIT
µA
= 4.7 V
UNIT
mV/°C
= 4.7 V
UNIT
kΩ
kΩ
Ω
Ω
Ω
Advertisement
Table of Contents
