Cpu 4/7 (Power - Clevo S3100 Service Manual

Table of Contents

Advertisement

CPU 4/7 (Power)

P RO CE S SO R 4/ 7 ( P O WE R )
P RO C E S SO R C OR E P OW E R
PR O C E SS O R UN C O R E P O W ER
ICCMAX_VTT Max Current
for VTT Rail
SV 18
I CC M A X M a x i m u m P r o c e s s o r S V 5 2
XE 21
C or e I CC
X E 6 5
VCORE
U4H
C47
C54
C247
C55
+VCC0
BD55
BD51
VCAP0_1
VCAP0_2
BD48
VCAP0_3
BB55
C218
C225 C219
C217
C224
C216
C226
C223
VCAP0_4
BB51
BB48
VCAP0_5
VCAP0_6
AY57
VCAP0_7
AY53
VCAP0_8
AY50
VCAP0_9
AW57
AW53
VCAP0_10
C248
C50
C49
C48
AW50
VCAP0_11
VCAP0_12
AU55
VCAP0_13
AU51
VCAP0_14
AU48
VCAP0_15
AR55
AR51
VCAP0_16
VCAP0_17
AR48
VCAP0_18
AN57
VCAP0_19
AN53
POWER
AN50
VCAP0_20
VCAP0_21
AL57
VCAP0_22
AL53
VCAP0_23
AL50
VCAP0_24
C176
C173
C174
C175
AK57
AK53
VCAP0_25
VCAP0_26
AK50
VCAP0_27
CPU CORE SUPPLY
+VCC2
BD44
VCAP1_1
BD41
VCAP1_2
BD37
BB44
VCAP1_3
C229
C230
C215
C227
C231
C214
C220
C221
VCAP1_4
BB41
VCAP1_5
BB37
VCAP1_6
AY46
AY42
VCAP1_7
AY39
VCAP1_8
VCAP1_9
AW46
VCAP1_10
AW42
VCAP1_11
AW39
VCAP1_12
AU44
AU41
VCAP1_13
VCAP1_14
AU37
VCAP1_15
AR44
VCAP1_16
AR41
VCAP1_17
AR37
AN46
VCAP1_18
VCAP1_19
AN42
VCAP1_20
AN39
VCAP1_21
VCORE
AL46
AL42
VCAP1_22
VCAP1_23
AL39
VCAP1_24
AK46
C171
C172
C244
C245
VCAP1_25
AK42
VCAP1_26
AK39
VCAP1_27
C241
C237
C233
C250
IC,ARD_BGA,R1P0
C53
C249
C52
C246
C170
VCORE
AF57
1.1VS_VTT
VCC_1
AF55
VCC_2
AF53
VCC_3
AF51
VCC_4
AF50
R144
VCC_5
AF48
VCC_6
AF46
*1K_04
VCC_7
AF44
VCC_8
AF42
VCC_9
AF41
VCC_10
AD55
VCC_11
36
H_VID0
AD51
R146
VCC_12
36
H_VID1
AD48
1.1VS_VTT
VCC_13
36
H_VID2
AD44
1K_04
36
H_VID3
VCC_14
AD41
36
H_VID4
VCC_15
AB55
VCC_16
36
H_VID5
AB51
R147
VCC_17
36
H_VID6
AB48
VCC_18
AB44
1K_04
34
H_VTTVID1
VCC_19
AB41
VCC_20
AA55
PM_DPRSLPVR
VCC_21
AA51
VCC_22
AA48
VCC_23
AA44
R150
VCC_24
AA41
VCC_25
W55
*1K_04
VCC_26
W51
36
IMON
VCC_27
W48
VCC_28
W44
VCC_29
W41
VCC_30
U55
VCC_31
U51
VCC_32
U48
36
VCC_SENSE
VCC_33
U44
VCC_34
36
VSS_SENSE
U41
VCC_35
R55
VCC_36
R51
34
VTT_SENSE
VCC_37
R48
VCC_38
R44
VCC_39
R41
VCC_40
P60
VCC_41
N55
VCC_42
N51
VCC_43
N48
VCC_44
N44
VCC_45
N42
VCC_46
M60
VCC_47
M51
VCC_48
M44
VCC_49
L55
VCC_50
K60
VCC_51
K51
1.8VS
VCC_52
K44
0.6A
VCC_53
J55
Z0603
VCC_54
H60
VCC_55
H51
C240
C239
C236
C238
C243
C513
VCC_56
H44
VCC_57
G60
1U_6.3V_X5R_04
1U_6.3V_X5R_04
2.2u_16V_X5R_06
4.7U_6.3V_X5R_06
22U_6.3V_X5R_08
22U_6.3V_X5R_08
VCC_58
G55
VCC_59
G51
VCC_60
G44
20 1002 02 D 02
VCC_61
F55
VCC_62
E60
VCC_63
E57
VCC_64
E53
VCC_65
E50
2 0 10 01 27 D0 2
VCC_66
E46
VCC_67
E42
VCC_68
D59
VCC_69
D57
1.5V_CPU
VDDQ 6A
VCC_70
D55
VCC_71
D54
VCC_72
D52
VCC_73
D50
C212
VCC_74
D48
VCC_75
D47
1U_6.3V_X5R_04
VCC_76
D45
VCC_77
D43
VCC_78
B60
VCC_79
B56
VCC_80
B53
VCC_81
B49
VCC_82
B46
VCC_83
B42
VCC_84
A57
VCC_85
A54
VCC_86
A50
VCC_87
A47
VCC_88
A43
VCC_89
P R O C ES S O R U N C O RE P O WE R
U4F
AW14
VTT0_11
AW12
VTT0_12
AU60
C298
C235
C284
VTT0_13
AU59
VTT0_14
PS1#
F68
AU12
PSI#
VTT0_15
AR60
VTT0_16
A61
AR59
VID[0]
VTT0_17
D61
AR12
VID[1]
VTT0_18
D62
AN60
VID[2]
VTT0_19
A62
AN59
B63
VID[3]
VTT0_20
AN35
D64
VID[4]
VTT0_21
AN33
VID[5]
VTT0_22
D66
AN17
VID[6]
VTT0_23
AN15
C297
C286
C283
VTT0_24
H_VTTVID1
AN1
AN14
VTT_SELECT[1]
VTT0_25
AN12
F66
VTT0_26
AM10
PROC_DPRSLPVR
VTT0_27
AL60
VTT0_28
AL59
VTT0_29
AL17
VTT0_30
AL15
VTT0_31
AL14
VTT0_32
A41
AL12
ISENSE
VTT0_33
AK35
VTT0_34
AK33
VTT0_35
AF39
The decou pli ng ca paci tors, fi lter
VTT0_36
AF37
VTT0_37
reco mmend ati ons a nd s ense res istor s on the
AF35
VTT0_38
F64
AF33
CPU/ PCH R ail s are spe cific to the CRB
F63
VCC_SENSE
VTT0_39
AF32
VSS_SENSE
VTT0_40
AF30
Impl ement ati on. C usto mers nee d to follo w th e
VTT0_41
AD39
VTT0_42
reco mmend ati ons i n th e Cal pel la Pl atfor m
N13
BF60
VTT_SENSE
VTT0_1
BF59
Desi gn Gu ide
R12
VTT0_2
BD60
VSS_SENSE_VTT
VTT0_3
BD59
VTT0_4
BB60
VTT0_5
BB59
VTT0_6
AY60
VTT0_7
AW60
1.1VS_VTT
VTT0_8
AW35
VTT0_9
AW33
VTT0_10
AD37
Please note that the
VTT0_43
AD35
VTT0_44
AD33
VTT Rail Values are
VTT0_45
AD32
VTT0_46
AD30
VTT0_47
W35
Auburndale VTT=1.05V
VTT0_48
W33
VTT0_49
Clarksfield VTT=1.1V
W39
W32
VCCPLL1
VTT0_50
W37
W30
VCCPLL2
VTT0_51
U37
W28
VCCPLL3
VTT0_52
R39
W26
R37
VCCPLL4
VTT0_53
W24
VCCPLL5
VTT0_54
W23
VTT0_55
U35
VTT0_56
U33
VTT0_57
U32
VTT0_58
U30
VTT0_59
U28
VTT0_60
U26
VTT0_61
U24
C232
C295
VTT0_62
U23
VTT0_63
R35
22U_6.3V_X5R_08
22U_6.3V_X5R_08
VTT0_64
R33
VTT0_65
R32
VTT0_66
R30
BB14
VTT0_67
R28
VDDQ_CK[1]
VTT0_68
BB12
R26
VDDQ_CK[2]
VTT0_69
R24
VTT0_70
R23
VTT0_71
AY10
Z0601
R181
0_04
VTT0_72
AN9
Z0602
R183
0_04
VTT0_73
IC,ARD_BGA,R1P0
Schematic Diagrams
1.1VS_VTT
V TT T O TA L 2 1A
C296
C285
C300
C299
C234
Sheet 6 of 43
CPU 4/7
(Power)
1.1VS_VTT
C290
22U_6.3V_X5R_08
1.8VS
20,32
1.5V_CPU 4,7,31
VCORE 36
1.1VS_VTT 2,4,7,14,15,16,19,20,21,34,35,36
CPU 4/7 (Power) B - 7

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

S3100m

Table of Contents