Pch 8/9 - Clevo NH77DBQ Service Manual

Table of Contents

Advertisement

Schematic Diagrams
PCH 4/9
VDD3
6-06-00054-06F
D
Sheet 33 of 67
PCH 4/9
C
J_RTC1
50271-0020N-001
PCB Footprint = 85204-02R
P/N = 6-20-43130-102
DRAM_RST#
DDR4_DRAMRST#
B
D37
A
RB751S-40H
ESPI/LPC SELECT STRAP
IF SAMPLED HIGH, ESPI
IS SELECTED ELSE LPC
PCH HAS INTERNAL WEAK
PD
A
B - 34 PCH 4/9
5
4
R424
0_04
R427
*45.3K_1%_04
RTC3.2V
71
33,71
VCC_RTC
D21
1
A
C
3
2
A
CLOSE TO PCH
R414
BAT54CS3
C822
R420
20K_1%_04
R633
30.1_1%_04
20K_1%_04
2
AUD_AZACPU_SDO_R
10u_6.3V_X5R_06
2
R632
30.1_1%_04
2
AUD_AZACPU_SCLK
C749
1u_6.3V_X5R_02
JOPEN1
*OPEN_10mil-1MM
44
MIC_DATA_PCH
44
MIC_CLK_PCH
R421
1K_04
C747
1u_6.3V_X5R_02
31
PM_PCH_PW ROK
31
PCH_DPW ROK
D03 Raven modfiy 0417
40
SKIN_THRM_SNSR_ALERT_N
31,50
SMB_CLK
31,50
SMB_DATA
D02_102518_Alex_Typec DP issue
VDDQ
R426
470_04
DDR4_DRAMRST#
8,9
C844
*0.1u_10V_X7R_04
VIN
Flash Descriptor Security Overide
Low = Disabled-(Default)
High = Enabled
R672
1K_04
ME_W E
45
C
HDA_SDOUT
HDA_SDOUT
33,71
DCI BSSB MODE
TOP SWAP OVERRIDE STRAP
PCH HAS INTERNAL WEAK PD
HIGH:TOP SWAP ENABLED
LOW:TOP SWAP DISABLED(DEFAULT)
PCH HAS INTERNAL WEAK PD
3.3VS
3.3VA
R289
R284
150K_1%_04
*4.7K_04
SPKR_SMC_EXTSMI
PCH_HOT_GNSS_DISABLE
5
4
3
?
D02_102518_Alex_HDA
?
U43D
?
BD11
R245
33_04
71
HDA_BITCLK
HDA_BCLK/I2S0_SCLK
GPP_A12/BM_BUSY#/ISH_GP6/SX_EXIT_HOLDOFF#
BE11
HDA_SDIN0
HDA_SDI0/I2S0_RXD
R243
33_04
BF12
HDA_SDOUT
HDA_SDO/I2S0_TXD
R252
33_04
BG13
71
HDA_SYNC
HDA_SYNC/I2S0_SFRM
R239
33_04
BE10
71
HDA_RST#
HDA_RST#/I2S1_SCLK
BF10
HDA_SDI1/I2S1_RXD
BE12
I2S1_TXD/SNDW2_DATA
BD12
I2S1_SFRM/SNDW2_CLK
GPP_B1/GSPI1_CS1#/TIME_SYNC1
AUD_AZACPU_SDO
AM2
HDACPU_SDO
AN3
AUD_AZACPU_SDI
HDACPU_SDI
AUD_AZACPU_SCLK_R
AM3
HDACPU_SCLK
AV18
GPP_D8/I2S2_SCLK
AW18
GPP_D7/I2S2_RXD
BA17
40
XTAL_CLKREQ
GPP_D6/I2S2_TXD/MODEM_CLKREQ
BE16
40
CNVI_RF_RST#
GPP_D5/I2S2_SFRM/CNV_RF_RESET#
R818
*33_04
MIC_DATA_PCH_R
BF15
GPP_D20/DMIC_DATA0/SNDW4_DATA
R819
*33_04
MIC_CLK_PCH_R
BD16
GPP_D19/DMIC_CLK0/SNDW4_CLK
R824
*100K_04
AV16
GPP_D18/DMIC_DATA1/SNDW3_DATA
*27p_50V_NPO_04
R825
*100K_04
R262
AW15
GPP_D17/DMIC_CLK1/SNDW3_CLK
RTC_RST#
BE47
RTCRST#
GPP_A13/SUSWARN#/SUSPWRDNACK
SRTC_RST#
BD46
SRTCRST#
AY42
PCH_PWROK
RSMRST#
BA47
RSMRST#
PCH_DPW ROK
AW41
DSW_PWROK
SKIN_THRM_SNSR_ALERT_N
BE25
GPP_C2/SMBALERT#
SMB_CLK
BE26
GPP_C0/SMBCLK
SMB_DATA
BF26
GPP_C1/SMBDATA
GPP_C5
BF24
GPP_C5/SML0ALERT#
SML0_CLK
BF25
GPP_C3/SML0CLK
SML0_DATA
BE24
GPP_C4/SML0DATA
PCH_HOT_GNSS_DISABLE
BD33
GPP_B23/SML1ALERT#/PCHHOT#
SMC_CPU_THERM
BF27
GPP_C6/SML1CLK
SMD_CPU_THERM
BE27
GPP_C7/SML1DATA
4 OF 13
CML_PCH_H_IP_EXT/BGA
?
VDD3
VDD3
R310
100K_04
R325
100K_04
Q34
R326
0_04
G
24
NV_EN_DOW N
2SK3018S3
D14
C
A
R287
90.9K_1%_04
B
Q33
ZD5231BS2
MMBT3904H
R295
C731
20K_1%_04
45
EC_RSMRST#
VCC_3P3DSW_PWRGD Design Note:
PCH_DPWROK > 10ms Delay
TLS CONFIDENTIALITY ENABLED
IF SAMPLED HIGH(DEFAULT)
PCH HAS INTERNAL WEAK PD
SKIN_THRM_SNSR_ALERT_N
R679
10K_04
3.3VA
VIN
28,47,48,49,50,51,52,53,54,55,57,72
3.3VA
4,30,31,32,36,38,44,48,53
1.05DX_VCCSTG
VCC_RTC
30,36
VDDQ
6,8,9,48,50
3.3VS
8,9,23,24,27,28,29,30,31,32,34,35,38,39,40,42,43,44,45,47,48,52,59,70,71
VDD3
4,23,30,31,36,39,40,42,44,45,46,47,48,49,52,53,55,56,57,58,59,60,63,70,71,72
3
2
1
SUSW ARN#
BF36
ISH_GP_6_R
AV32
PM_CLKRUN#
GPP_A8/CLKRUN#
BF41
LAN_DISABLE_N
GPD11/LANPHYPC
PCH_SLP_W LAN#
BD42
GPD9/SLP_WLAN#
BB46
DDR4_DRAMRST#
DRAM_RESET#
BE32
VRALERTB#
GPP_B2/VRALERT#
BF33
GPP_B1
BE29
TPM_PIRQ#
GPP_B0/GSPI0_CS1#
TPM_PIRQ#
44
DDR GPIO OUTPUT VOLTAGE SELECT
R47
GPP_K17/ADR_COMPLETE
AP29
GPP_B11/I2S_MCLK
AU3
SYS_PW ROK
31
SYS_PWROK
BB47
PCIE_W AKE#
WAKE#
PCIE_W AKE#
42
BE40
SLP_A#
GPD6/SLP_A#
PM_SLP_LAN#
BF40
SLP_LAN#
BC28
GPP_B12/SLP_S0#
SLP_S0#
48,52
BF42
SUSB#
28,31,41,45,47,48,50,53,60
GPD4/SLP_S3#
BE42
SUSC#
45,48,50
GPD5/SLP_S4#
BC42
R319
100K_04
GPD10/SLP_S5#
SUS_CLK_R
BE45
R324
33_04
GPD8/SUSCLK
DSX
SUS_CLK
PM_BATLOW #
BF44
GPD0/BATLOW#
BE35
SUS_PW R_ACK#_R
R305
*0_04
SUS_PW R_ACK#
GPP_A15/SUSACK#
BC37
SUSW ARN#
R316
*0_04
SUS_W ARN#
R309
*1K_04
LAN_W AKEUP#
BG44
LAN_W AKEUP#
GPD2/LAN_WAKE#
AC_PRESENT
BG42
AC_PRESENT
GPD1/ACPRESENT
BD39
SLP_SUS#_R
SLP_SUS#
BE46
PW R_BTN#
PW R_BTN#
GPD3/PWRBTN#
AU2
SYS_RESET#
SYS_RESET#
AW29
SPKR_SMC_EXTSMI
R282
*10mil_short
GPP_B14/SPKR
PCH_SPKR
AE3
CPUPWRGD
H_PW RGD
ITP_PMODE
AL3
ITP_PMODE
AH4
H_TCK
4
PCH_JTAGX
AJ4
H_TMS
4
PCH_JTAG_TMS
AH3
H_TDO
PCH_JTAG_TDO
H_TDO
4
AH2
PCH_JTAG_TDI
H_TDI
4
PCH_JTAG_TCK
AJ3
R221
*51_04
PCH_JTAG_TCK
VDD3
SMC_CPU_THERM
1
SMD_CPU_THERM
U17
RN1
2
SMB_CLK
3
TC7SZ08FU
1
SMB_DATA
4
4
RSMRST#
2
SML0_CLK
R681
SML0_DATA
R281
SUSW ARN#
R311
PCIE_W AKE#
R715
PW R_BTN#
R706
PM_BATLOW #
1
AC_PRESENT
RN2
2
3
SYS_RESET#
4
PM_CLKRUN#
R288
RSMRST#
R322
PCH_DPW ROK
R328
*20mil short-p
RSMRST#
SUS_CLK
R320
OD PLL VR ENABLE DISABLED WHEN
SAMPLED LOW
4,6,53
Title
Title
Title
[33] PCH 4/12-HDA/SMBUS/RTC
[33] PCH 4/12-HDA/SMBUS/RTC
[33] PCH 4/12-HDA/SMBUS/RTC
Size
Size
Size
Document Number
Document Number
Document Number
6-71-NH5D0-D02
6-71-NH5D0-D02
6-71-NH5D0-D02
A3
A3
A3
SCHEMATIC1
SCHEMATIC1
SCHEMATIC1
Date:
Date:
Date:
Friday, February 07, 2020
Friday, February 07, 2020
Friday, February 07, 2020
Sheet
Sheet
Sheet
2
1
SUS_PW R_ACK#_R
D
40
45
45
30,42,45
45
45
71
4
1.05DX_VCCSTG
C
R637
100_04
3.3VA
8
7
1K_8P4R_04
6
5
1K_04
1K_04
1K_04
B
VDD3
1K_04
*100K_04
8
7
10K_8P4R_04
3.3VS
6
5
8.2K_04
100K_04
*1.5K_04
A
Rev
Rev
Rev
D02
D02
D02
33
33
33
of
of
of
74
74
74

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Nh77deq

Table of Contents