Clevo NH77DBQ Service Manual page 50

Table of Contents

Advertisement

Schematic Diagrams
Processor 2/6
8
M_A_DQ[63:0]
D
Sheet 3 of 67
Processor 2/6
C
B
A
B - 4 Processor 2/6
5
4
?
?
U37A
?
M_A_DQ0
BR6
AG1
M_A_CLK_DDR0
DDR0_DQ_0/DDR0_DQ_0
DDR0_CKP_0/DDR0_CKP_0
M_A_DQ1
BT6
AG2
M_A_CLK_DDR#0
DDR0_DQ_1/DDR0_DQ_1
DDR0_CKN_0/DDR0_CKN_0
M_A_DQ2
BP3
AK2
DDR0_DQ_2/DDR0_DQ_2
DDR0_CKP_1/DDR0_CKP_1
M_A_CLK_DDR1
M_A_DQ3
BR3
AK1
DDR0_DQ_3/DDR0_DQ_3
DDR0_CKN_1/DDR0_CKN_1
M_A_CLK_DDR#1
M_A_DQ4
BN5
AL3
DDR0_DQ_4/DDR0_DQ_4
NC/DDR0_CKP_2
M_A_DQ5
BP6
AK3
DDR0_DQ_5/DDR0_DQ_5
NC/DDR0_CKN_2
M_A_DQ6
BP2
AL2
DDR0_DQ_6/DDR0_DQ_6
NC/DDR0_CKP_3
M_A_DQ7
BN3
AL1
DDR0_DQ_7/DDR0_DQ_7
NC/DDR0_CKN_3
M_A_DQ8
BL4
DDR0_DQ_8/DDR0_DQ_8
M_A_DQ9
BL5
AT1
DDR0_DQ_9/DDR0_DQ_9
DDR0_CKE_0/DDR0_CKE_0
M_A_CKE0
M_A_DQ10
BL2
AT2
M_A_CKE1
DDR0_DQ_10/DDR0_DQ_10
DDR0_CKE_1/DDR0_CKE_1
M_A_DQ11
BM1
AT3
DDR0_DQ_11/DDR0_DQ_11
DDR0_CKE_2/DDR0_CKE_2
M_A_DQ12
BK4
AT5
DDR0_DQ_12/DDR0_DQ_12
DDR0_CKE_3/DDR0_CKE_3
M_A_DQ13
BK5
DDR0_DQ_13/DDR0_DQ_13
M_A_DQ14
BK1
AD5
M_A_CS#0
DDR0_DQ_14/DDR0_DQ_14
DDR0_CS#_0/DDR0_CS#_0
M_A_DQ15
BK2
AE2
M_A_CS#1
DDR0_DQ_15/DDR0_DQ_15
DDR0_CS#_1/DDR0_CS#_1
M_A_DQ16
BG4
AD2
DDR0_DQ_16/DDR0_DQ_32
NC/DDR0_CS#_2
M_A_DQ17
BG5
AE5
DDR0_DQ_17/DDR0_DQ_33
NC/DDR0_CS#_3
M_A_DQ18
BF4
DDR0_DQ_18/DDR0_DQ_34
M_A_DQ19
BF5
AD3
M_A_ODT0
DDR0_DQ_19/DDR0_DQ_35
DDR0_ODT_0/DDR0_ODT_0
M_A_DQ20
BG2
AE4
DDR0_DQ_20/DDR0_DQ_36
NC/DDR0_ODT_1
M_A_ODT1
M_A_DQ21
BG1
AE1
DDR0_DQ_21/DDR0_DQ_37
NC/DDR0_ODT_2
M_A_DQ22
BF1
AD4
DDR0_DQ_22/DDR0_DQ_38
NC/DDR0_ODT_3
M_A_DQ23
BF2
DDR0_DQ_23/DDR0_DQ_39
M_A_DQ24
BD2
AH5
M_A_BA0
DDR0_DQ_24/DDR0_DQ_40
DDR0_CAB_4/DDR0_BA_0
M_A_DQ25
BD1
AH1
DDR0_DQ_25/DDR0_DQ_41
DDR0_CAB_6/DDR0_BA_1
M_A_BA1
M_A_DQ26
BC4
AU1
DDR0_DQ_26/DDR0_DQ_42
DDR0_CAA_5/DDR0_BG_0
M_A_BG0
M_A_DQ27
BC5
DDR0_DQ_27/DDR0_DQ_43
M_A_DQ28
BD5
AH4
M_A_RAS#
DDR0_DQ_28/DDR0_DQ_44
DDR0_CAB_3/DDR0_MA_16
M_A_DQ29
BD4
AG4
M_A_W E#
DDR0_DQ_29/DDR0_DQ_45
DDR0_CAB_2/DDR0_MA_14
M_A_DQ30
BC1
AD1
DDR0_DQ_30/DDR0_DQ_46
DDR0_CAB_1/DDR0_MA_15
M_A_CAS#
M_A_DQ31
BC2
DDR0_DQ_31/DDR0_DQ_47
M_A_DQ32
AB1
AH3
DDR0_DQ_32/DDR1_DQ_0
DDR0_CAB_9/DDR0_MA_0
M_A_A0
M_A_DQ33
AB2
AP4
M_A_A1
DDR0_DQ_33/DDR1_DQ_1
DDR0_CAB_8/DDR0_MA_1
M_A_DQ34
AA4
AN4
DDR0_DQ_34/DDR1_DQ_2
DDR0_CAB_5/DDR0_MA_2
M_A_A2
M_A_DQ35
AA5
AP5
DDR0_DQ_35/DDR1_DQ_3
NC/DDR0_MA_3
M_A_A3
M_A_DQ36
AB5
AP2
DDR0_DQ_36/DDR1_DQ_4
NC/DDR0_MA_4
M_A_A4
M_A_DQ37
AB4
AP1
DDR0_DQ_37/DDR1_DQ_5
DDR0_CAA_0/DDR0_MA_5
M_A_A5
M_A_DQ38
AA2
AP3
M_A_A6
DDR0_DQ_38/DDR1_DQ_6
DDR0_CAA_2/DDR0_MA_6
M_A_DQ39
AA1
AN1
DDR0_DQ_39/DDR1_DQ_7
DDR0_CAA_4/DDR0_MA_7
M_A_A7
M_A_DQ40
V5
AN3
DDR0_DQ_40/DDR1_DQ_8
DDR0_CAA_3/DDR0_MA_8
M_A_A8
M_A_DQ41
V2
AT4
DDR0_DQ_41/DDR1_DQ_9
DDR0_CAA_1/DDR0_MA_9
M_A_A9
M_A_DQ42
U1
AH2
M_A_A10
DDR0_DQ_42/DDR1_DQ_10
DDR0_CAB_7/DDR0_MA_10
M_A_DQ43
U2
AN2
M_A_A11
DDR0_DQ_43/DDR1_DQ_11
DDR0_CAA_7/DDR0_MA_11
M_A_DQ44
V1
AU4
DDR0_DQ_44/DDR1_DQ_12
DDR0_CAA_6/DDR0_MA_12
M_A_A12
M_A_DQ45
V4
AE3
DDR0_DQ_45/DDR1_DQ_13
DDR0_CAB_0/DDR0_MA_13
M_A_A13
M_A_DQ46
U5
AU2
DDR0_DQ_46/DDR1_DQ_14
DDR0_CAA_9/DDR0_BG_1
M_A_BG1
M_A_DQ47
U4
AU3
M_A_ACT#
DDR0_DQ_47/DDR1_DQ_15
DDR0_CAA_8/DDR0_ACT#
M_A_DQ48
R2
DDR0_DQ_48/DDR1_DQ_32
M_A_DQ49
P5
AG3
DDR0_DQ_49/DDR1_DQ_33
NC/DDR0_PAR
DDR0_A_PARITY
M_A_DQ50
R4
AU5
DDR0_DQ_50/DDR1_DQ_34
NC/DDR0_ALERT#
DDR0_A_ALERT#
M_A_DQ51
P4
DDR0_DQ_51/DDR1_DQ_35
M_A_DQ52
R5
DDR0_DQ_52/DDR1_DQ_36
M_A_DQ53
P2
BR5
M_A_DQS#0
DDR0_DQ_53/DDR1_DQ_37
DDR0_DQSN_0/DDR0_DQSN_0
M_A_DQ54
R1
BL3
M_A_DQS#1
DDR0_DQ_54/DDR1_DQ_38
DDR0_DQSN_1/DDR0_DQSN_1
M_A_DQ55
M_A_DQS#2
P1
BG3
DDR0_DQ_55/DDR1_DQ_39
DDR0_DQSN_2/DDR0_DQSN_4
M_A_DQ56
M4
BD3
M_A_DQS#3
DDR0_DQ_56/DDR1_DQ_40
DDR0_DQSN_3/DDR0_DQSN_5
M_A_DQ57
M1
AA3
M_A_DQS#4
DDR0_DQ_57/DDR1_DQ_41
DDR0_DQSN_4/DDR1_DQSN_0
M_A_DQ58
L4
U3
M_A_DQS#5
DDR0_DQ_58/DDR1_DQ_42
DDR0_DQSN_5/DDR1_DQSN_1
M_A_DQ59
L2
P3
M_A_DQS#6
DDR0_DQ_59/DDR1_DQ_43
DDR0_DQSN_6/DDR1_DQSN_4
M_A_DQ60
M_A_DQS#7
M5
L3
DDR0_DQ_60/DDR1_DQ_44
DDR0_DQSN_7/DDR1_DQSN_5
M_A_DQ61
M2
DDR0_DQ_61/DDR1_DQ_45
M_A_DQ62
L5
BP5
M_A_DQS0
DDR0_DQ_62/DDR1_DQ_46
DDR0_DQSP_0/DDR0_DQSP_0
M_A_DQ63
L1
BK3
M_A_DQS1
DDR0_DQ_63/DDR1_DQ_47
DDR0_DQSP_1/DDR0_DQSP_1
M_A_DQS2
BF3
DDR0_DQSP_2/DDR0_DQSP_4
M_A_DQS3
BA2
BC3
NC/DDR0_ECC_0
DDR0_DQSP_3/DDR0_DQSP_5
BA1
AB3
M_A_DQS4
NC/DDR0_ECC_1
DDR0_DQSP_4/DDR1_DQSP_0
AY4
V3
M_A_DQS5
NC/DDR0_ECC_2
DDR0_DQSP_5/DDR1_DQSP_1
AY5
R3
M_A_DQS6
NC/DDR0_ECC_3
DDR0_DQSP_6/DDR1_DQSP_4
M_A_DQS7
BA5
M3
NC/DDR0_ECC_4
DDR0_DQSP_7/DDR1_DQSP_5
BA4
NC/DDR0_ECC_5
AY1
AY3
NC/DDR0_ECC_6
DDR0_DQSP_8/DDR0_DQSP_8
AY2
BA3
NC/DDR0_ECC_7
1 OF 13
DDR0_DQSN_8/DDR0_DQSN_8
DDR CHANNEL A
CML_H_IP_EXT/BGA
5
4
3
2
?
?
9
M_B_DQ[63:0]
U37B
?
M_B_DQ0
BT11
8
DDR1_DQ_0/DDR0_DQ_16
M_B_DQ1
BR11
8
DDR1_DQ_1/DDR0_DQ_17
M_B_DQ2
BT9
8
DDR1_DQ_2/DDR0_DQ_18
M_B_DQ3
BR8
8
DDR1_DQ_3/DDR0_DQ_19
M_B_DQ4
BP11
DDR1_DQ_4/DDR0_DQ_20
M_B_DQ5
BN11
DDR1_DQ_5/DDR0_DQ_21
M_B_DQ6
BP8
DDR1_DQ_6/DDR0_DQ_22
M_B_DQ7
BN8
DDR1_DQ_7/DDR0_DQ_23
M_B_DQ8
BL12
DDR1_DQ_8/DDR0_DQ_24
M_B_DQ9
BL11
8
DDR1_DQ_9/DDR0_DQ_25
M_B_DQ10
BL8
8
DDR1_DQ_10/DDR0_DQ_26
M_B_DQ11
BJ8
DDR1_DQ_11/DDR0_DQ_27
M_B_DQ12
BJ11
DDR1_DQ_12/DDR0_DQ_28
M_B_DQ13
BJ10
DDR1_DQ_13/DDR0_DQ_29
M_B_DQ14
BL7
8
DDR1_DQ_14/DDR0_DQ_30
M_B_DQ15
BJ7
8
DDR1_DQ_15/DDR0_DQ_31
M_B_DQ16
BG11
DDR1_DQ_16/DDR0_DQ_48
M_B_DQ17
BG10
DDR1_DQ_17/DDR0_DQ_49
M_B_DQ18
BG8
DDR1_DQ_18/DDR0_DQ_50
M_B_DQ19
BF8
8
DDR1_DQ_19/DDR0_DQ_51
M_B_DQ20
BF11
8
DDR1_DQ_20/DDR0_DQ_52
M_B_DQ21
BF10
DDR1_DQ_21/DDR0_DQ_53
M_B_DQ22
BG7
DDR1_DQ_22/DDR0_DQ_54
M_B_DQ23
BF7
DDR1_DQ_23/DDR0_DQ_55
M_B_DQ24
BB11
8
DDR1_DQ_24/DDR0_DQ_56
M_B_DQ25
BC11
8
DDR1_DQ_25/DDR0_DQ_57
M_B_DQ26
BB8
8
DDR1_DQ_26/DDR0_DQ_58
M_B_DQ27
BC8
DDR1_DQ_27/DDR0_DQ_59
M_B_DQ28
BC10
8
DDR1_DQ_28/DDR0_DQ_60
M_B_DQ29
BB10
8
DDR1_DQ_29/DDR0_DQ_61
M_B_DQ30
BC7
8
DDR1_DQ_30/DDR0_DQ_62
M_B_DQ31
BB7
DDR1_DQ_31/DDR0_DQ_63
M_B_DQ32
AA11
8
DDR1_DQ_32/DDR1_DQ_16
M_B_DQ33
AA10
8
DDR1_DQ_33/DDR1_DQ_17
M_B_DQ34
AC11
8
DDR1_DQ_34/DDR1_DQ_18
M_B_DQ35
AC10
8
DDR1_DQ_35/DDR1_DQ_19
M_B_DQ36
AA7
8
DDR1_DQ_36/DDR1_DQ_20
M_B_DQ37
AA8
8
DDR1_DQ_37/DDR1_DQ_21
M_B_DQ38
AC8
8
DDR1_DQ_38/DDR1_DQ_22
M_B_DQ39
AC7
8
DDR1_DQ_39/DDR1_DQ_23
8
M_B_DQ40
W8
8
DDR1_DQ_40/DDR1_DQ_24
M_B_DQ41
W7
8
DDR1_DQ_41/DDR1_DQ_25
M_B_DQ42
V10
8
DDR1_DQ_42/DDR1_DQ_26
M_B_DQ43
V11
8
DDR1_DQ_43/DDR1_DQ_27
M_B_DQ44
W11
8
DDR1_DQ_44/DDR1_DQ_28
M_B_DQ45
W10
8
DDR1_DQ_45/DDR1_DQ_29
M_B_DQ46
V7
8
DDR1_DQ_46/DDR1_DQ_30
M_B_DQ47
V8
DDR1_DQ_47/DDR1_DQ_31
M_B_DQ48
R11
8
DDR1_DQ_48/DDR1_DQ_48
M_B_DQ49
P11
8
DDR1_DQ_49/DDR1_DQ_49
M_B_DQ50
P7
DDR1_DQ_50/DDR1_DQ_50
M_B_DQ51
R8
M_A_DQS#[3:0]
8
DDR1_DQ_51/DDR1_DQ_51
M_B_DQ52
R10
DDR1_DQ_52/DDR1_DQ_52
M_B_DQ53
P10
DDR1_DQ_53/DDR1_DQ_53
DDR1_DQSN_0/DDR0_DQSN_2
M_B_DQ54
R7
DDR1_DQ_54/DDR1_DQ_54
DDR1_DQSN_1/DDR0_DQSN_3
M_B_DQ55
P8
M_A_DQS#[7:4]
8
DDR1_DQ_55/DDR1_DQ_55
DDR1_DQSN_2/DDR0_DQSN_6
M_B_DQ56
L11
DDR1_DQ_56/DDR1_DQ_56
DDR1_DQSN_3/DDR0_DQSN_7
M_B_DQ57
M11
DDR1_DQ_57/DDR1_DQ_57
DDR1_DQSN_4/DDR1_DQSN_2
M_B_DQ58
L7
DDR1_DQ_58/DDR1_DQ_58
DDR1_DQSN_5/DDR1_DQSN_3
M_B_DQ59
M8
DDR1_DQ_59/DDR1_DQ_59
DDR1_DQSN_6/DDR1_DQSN_6
M_B_DQ60
L10
M_A_DQS[3:0]
8
DDR1_DQ_60/DDR1_DQ_60
DDR1_DQSN_7/DDR1_DQSN_7
M_B_DQ61
M10
DDR1_DQ_61/DDR1_DQ_61
M_B_DQ62
M7
DDR1_DQ_62/DDR1_DQ_62
DDR1_DQSP_0/DDR0_DQSP_2
M_B_DQ63
L8
DDR1_DQ_63/DDR1_DQ_63
DDR1_DQSP_1/DDR0_DQSP_3
M_A_DQS[7:4]
8
DDR1_DQSP_2/DDR0_DQSP_6
AW11
NC/DDR1_ECC_0
DDR1_DQSP_3/DDR0_DQSP_7
AY11
NC/DDR1_ECC_1
DDR1_DQSP_4/DDR1_DQSP_2
AY8
NC/DDR1_ECC_2
DDR1_DQSP_5/DDR1_DQSP_3
AW8
NC/DDR1_ECC_3
DDR1_DQSP_6/DDR1_DQSP_6
AY10
NC/DDR1_ECC_4
DDR1_DQSP_7/DDR1_DQSP_7
AW10
NC/DDR1_ECC_5
AY7
NC/DDR1_ECC_6
DDR1_DQSP_8/DDR1_DQSP_8
AW7
NC/DDR1_ECC_7
DDR1_DQSN_8/DDR1_DQSN_8
CLOSE TO CPU
DDR_RCOMP0
R654
121_1%_04
G1
DDR_RCOMP_0
R652
75_1%_04
DDR_RCOMP1
H1
DDR_RCOMP_1
R653
100_1%_04
DDR_RCOMP2
J2
DDR_RCOMP_2
2 OF 13
DDR CHANNEL B
CML_H_IP_EXT/BGA
3
2
1
AM9
M_B_CLK_DDR0
9
DDR1_CKP_0/DDR1_CKP_0
AN9
M_B_CLK_DDR#0
9
DDR1_CKN_0/DDR1_CKN_0
AM7
DDR1_CKP_1/DDR1_CKP_1
M_B_CLK_DDR1
9
AM8
DDR1_CKN_1/DDR1_CKN_1
M_B_CLK_DDR#1
9
AM11
NC/DDR1_CKP_2
AM10
NC/DDR1_CKN_2
AJ10
NC/DDR1_CKP_3
AJ11
NC/DDR1_CKN_3
AT8
DDR1_CKE_0/DDR1_CKE_0
M_B_CKE0
9
AT10
M_B_CKE1
9
DDR1_CKE_1/DDR1_CKE_1
AT7
DDR1_CKE_2/DDR1_CKE_2
AT11
DDR1_CKE_3/DDR1_CKE_3
AF11
M_B_CS#0
9
DDR1_CS#_0/DDR1_CS#_0
AE7
M_B_CS#1
9
DDR1_CS#_1/DDR1_CS#_1
AF10
NC/DDR1_CS#_2
AE10
NC/DDR1_CS#_3
AF7
M_B_ODT0
9
DDR1_ODT_0/DDR1_ODT_0
AE8
NC/DDR1_ODT_1
M_B_ODT1
9
AE9
NC/DDR1_ODT_2
AE11
NC/DDR1_ODT_3
AH10
M_B_RAS#
9
DDR1_CAB_3/DDR1_MA_16
AH11
DDR1_CAB_2/DDR1_MA_14
M_B_W E#
9
AF8
DDR1_CAB_1/DDR1_MA_15
M_B_CAS#
9
AH8
M_B_BA0
9
DDR1_CAB_4/DDR1_BA_0
AH9
M_B_BA1
9
DDR1_CAB_6/DDR1_BA_1
AR9
DDR1_CAA_5/DDR1_BG_0
M_B_BG0
9
AJ9
DDR1_CAB_9/DDR1_MA_0
M_B_A0
9
AK6
M_B_A1
9
DDR1_CAB_8/DDR1_MA_1
AK5
DDR1_CAB_5/DDR1_MA_2
M_B_A2
9
AL5
NC/DDR1_MA_3
M_B_A3
9
AL6
NC/DDR1_MA_4
M_B_A4
9
AM6
DDR1_CAA_0/DDR1_MA_5
M_B_A5
9
AN7
M_B_A6
9
DDR1_CAA_2/DDR1_MA_6
AN10
DDR1_CAA_4/DDR1_MA_7
M_B_A7
9
AN8
DDR1_CAA_3/DDR1_MA_8
M_B_A8
9
AR11
M_B_A9
9
DDR1_CAA_1/DDR1_MA_9
AH7
M_B_A10
9
DDR1_CAB_7/DDR1_MA_10
AN11
DDR1_CAA_7/DDR1_MA_11
M_B_A11
9
AR10
DDR1_CAA_6/DDR1_MA_12
M_B_A12
9
AF9
DDR1_CAB_0/DDR1_MA_13
M_B_A13
9
AR7
M_B_BG1
9
DDR1_CAA_9/DDR1_BG_1
AT9
M_B_ACT#
9
DDR1_CAA_8/DDR1_ACT#
AJ7
NC/DDR1_PAR
DDR1_B_PARITY
9
AR8
NC/DDR1_ALERT#
DDR1_B_ALERT#
9
M_B_DQS#[3:0]
9
BN9
M_B_DQS#0
M_B_DQS#1
BL9
BG9
M_B_DQS#2
BC9
M_B_DQS#3
M_B_DQS#[7:4]
9
AC9
M_B_DQS#4
W9
M_B_DQS#5
M_B_DQS#6
R9
M9
M_B_DQS#7
M_B_DQS[3:0]
9
BP9
M_B_DQS0
M_B_DQS1
BJ9
M_B_DQS2
BF9
BB9
M_B_DQS3
M_B_DQS[7:4]
9
AA9
M_B_DQS4
V9
M_B_DQS5
M_B_DQS6
P9
L9
M_B_DQS7
AW9
AY9
BN13
DDR_VREF_CA
DIMM_CA_CPU_VREF_A
8
BP13
DIMM_DQ_CPU_VREF_A
DDR0_VREF_DQ
BR13
DDR1_VREF_DQ
DIMM_DQ_CPU_VREF_B
9
Title
Title
Title
[03] Processor 3/7-DDR4
[03] Processor 3/7-DDR4
[03] Processor 3/7-DDR4
Size
Size
Size
Document Number
Document Number
Document Number
Rev
Rev
Rev
6-71-NH5D0-D02
6-71-NH5D0-D02
6-71-NH5D0-D02
A3
A3
A3
SCHEMATIC1
SCHEMATIC1
SCHEMATIC1
D02
D02
D02
Date:
Date:
Date:
Tuesday, February 18, 2020
Tuesday, February 18, 2020
Tuesday, February 18, 2020
Sheet
Sheet
Sheet
3
3
3
of
of
of
74
74
74
1
D
C
B
A

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Nh77deq

Table of Contents