Xilinx LogiCORE IP Spartan-6 Getting Started Manual page 22

Fpga gtp transceiver wizard v1.8
Table of Contents

Advertisement

Chapter 3: Running the Wizard
Table 3-3
PMA PLL settings for both GTP transceivers in each pair.
Table 3-3: Common Settings
3.
Table 3-4
Table 3-4: TX Settings
Option
Line Rate
None
Encoding
None (MSB First)
8B/10B
8
10
16
Data Path Width
20
32
40
22
shows the options for the Common Settings. These options establish the shared
Option
Line rate in Gb/s desired for the target design.
Target Line Rate
The PCI EXPRESS example uses 2.5 Gbps.
Select from the list the optimal reference clock frequency to be provided
by the application.
Reference Clock
The PCI EXPRESS example uses 125.0 MHz.
Use the following tables to determine the line rate, encoding, decoding, and reference
clock settings available on this page.
details the TX Settings options.
Set to the desired target line rate in Gbps. Can be independent of the receive
line rate. The line rate has option of selecting No_TX. This option disables all
the TX ports in the wrapper when selected.
The PCI EXPRESS example uses 2.5 Gbps.
Data stream is passed with no conversion.
Same as above but reorders bytes for applications expecting most significant
byte first.
Data stream is passed to an internal 8B/10B encoder prior to transmission.
Sets both the internal transmitter data path and the transmitter application
interface data path width to a single 8-bit byte.
Sets the internal transmitter data path width to a single 10-bit byte. If 8B/10B
encoding is selected, the transmitter application interface data path width will
be set to 8 bits. If 8B/10 encoding is not selected, the transmitter application
interface data path width is set to 10 bits.
Sets the internal transmitter data path width to a single 8-bit byte. Sets the
transmitter application interface data path width to two 8-bit bytes (16 bits).
Sets the internal transmitter data path width to a single 10-bit byte. If 8B/10B
encoding is selected, the transmitter application interface data path width will
be set to two 8-bit bytes (16 bits). If 8B/10B encoding is not selected, the
transmitter application interface data path width will be set to two 10-bit
bytes (20 bits).
Sets the internal transmitter data path width to a single 8-bit byte. Sets the
transmitter application interface data path width to four 8-bit bytes (32 bits).
Sets the internal transmitter data path width to a single 10-bit byte. If 8B/10B
encoding is selected, the transmitter application interface data path width will
be set to four 8-bit bytes (32 bits). If 8B/10B encoding is not selected, the
transmitter application interface data path width will be set to four 10-bit
bytes (40 bits).
www.xilinx.com
Description
Description
Spartan-6 FPGA GTP Transceiver Wizard v1.8
UG546 (v1.8) December 14, 2010

Advertisement

Table of Contents
loading

Table of Contents