Seco CCOMe-C30 User Manual page 25

Carrier board for com-express type 6 module on 3.5 inch form factor
Table of Contents

Advertisement

Power Ground
Not connected
Not connected
GP Input 0 / SDIO data signal 0
Not connected
Not connected
Power Ground
Not connected
Not connected
Power Ground
PCI-E lane 2 transmit +
PCI-E lane 2 transmit -
GP Input 1 / SDIO data signal 1
PCI-E lane 1 transmit +
PCI-E lane 1 transmit -
Power Ground
GP Input 2 / SDIO data signal 2
PCI-E lane 0 transmit +
PCI-E lane 0 transmit -
Power Ground
LVDS Ch. A Data 0 + / eDP Ch. Data 2+
LVDS Ch. A Data 0 - / eDP Ch. Data 2-
LVDS Ch. A Data 1+ / eDP Ch. Data 1+
LVDS Ch. A Data 1- / eDP Ch. Data 1-
LVDS Ch. A Data 2+ / eDP Ch. Data 0+
LVDS Ch. A Data 2- / eDP Ch. Data 0-
LVDS Panel Power Enable
LVDS Ch. A Data 3 +
LVDS Ch. A Data 3 -
Power Ground
CCOMe-C30
CCOMe-C30 - Rev. First Edition: 1.0 - Last Edition: 1.0 - Author: S.B. - Reviewed by F.B. Copyright © 2019 SECO S.p.A.
GND
A51
N.C.
A52
N.C.
A53
GPI0/SD_DATA0
A54
N.C.
A55
N.C.
A56
GND
A57
N.C.
A58
N.C.
A59
GND
A60
PCIE_TX2+
A61
PCIE_TX2-
A62
GPI1/SD_DATA1
A63
PCIE_TX1+
A64
PCIE_TX1-
A65
GND
A66
GPI2/SD_DATA2
A67
PCIE_TX0+
A68
PCIE_TX0-
A69
GND
A70
LVDS_A0+/eDP_TX2+
A71
LVDS_A0-/eDP_TX2-
A72
LVDS_A1+/eDP_TX1+
A73
LVDS_A1-/eDP_TX1-
A74
LVDS_A2+/eDP_TX0+
A75
LVDS_A2-/eDP_TX0+
A76
LVDS_VDD_EN
A77
LVDS_A3+
A78
LVDS_A3-
A79
GND
A80
B51
GND
B52
N.C.
B53
N.C.
B54
GPO1/SD_CMD
B55
N.C.
B56
N.C.
B57
GPO2/SD_WP
B58
N.C.
B59
N.C.
B60
GND
B61
PCIE_RX2+
B62
PCIE_RX2-
B63
GPO3/SD_CD#
B64
PCIE_RX1+
B65
PCIE_RX1-
B66
WAKE0#
B67
WAKE1#
B68
PCIE_RX0+
B69
PCIE_RX0-
B70
GND
B71
LVDS_B0+
B72
LVDS_B0-
B73
LVDS_B1+
B74
LVDS_B1-
B75
LVDS_B2+
B76
LVDS_B2-
B77
LVDS_B3+
B78
LVDS_B3-
B79
LVDS_BKLT_EN
B80
GND
Power Ground
Not connected
Not connected
GP Output 1 / SDIO CMD output
Not connected
Not connected
GP Output 2 / SDIO WP input
Not connected
Not connected
Power Ground
PCI-E lane 2 receive +
PCI-E lane 2 receive -
GP Output 3 / SDIO CD# input
PCI-E lane 1 receive +
PCI-E lane 1 receive -
PCI-express wake up signal
General purpose wake up signal
PCI-E lane 0 receive +
PCI-E lane 0 receive -
Power Ground
LVDS Ch. B Data 0 +
LVDS Ch. B Data 0 -
LVDS Ch. B Data 1 +
LVDS Ch. B Data 1 -
LVDS Ch. B Data 2 +
LVDS Ch. B Data 2 -
LVDS Ch. B Data 3 +
LVDS Ch. B Data 3 -
LVDS Panel Backlight ON
Power Ground
25

Advertisement

Table of Contents
loading

Table of Contents