Soft Start - ON Semiconductor NCP1239FDR2G Reference Manual

Table of Contents

Advertisement

Soft−Start
The NCP1239 features an internal soft−start activated
during the Power On sequence (PON). As soon as V
reaches 16.4 V, the current setpoint is gradually increased
from nearly zero up to the maximum clamping level (e.g.
0.9 V/Rsense). This situation lasts a programmable time that
is adjusted by the Pin 6 capacitor (7.5 ms typically with
C
= 390 nF). Further to that time period, the current
pin6
setpoint is blocked to 0.9 V/Rsense until the supply enters
6.9V
Internal Ramp Compensation
Ramp compensation is a known mean to cure
sub−harmonic oscillations. These oscillations take place at
half the switching frequency and occur only during
Continuous Conduction Mode (CCM) with a duty−cycle
greater than 50%. To lower the current loop gain, one usually
injects between 50 and 100% of the inductor down−slope.
Figure 52 depicts how internally the ramp is generated:
Soft−start is activated during a startup sequence or an OVL condition
Figure 51.
http://onsemi.com
NCP1239
regulation. The soft−start is also activated at each start of the
active phase of fault burst operation. Every restart attempt
is followed by a soft−start activation.
CC
Generally speaking, the soft−start will be activated when
V
ramps up either from zero (fresh power−on sequence)
CC
or 6.9 V, the latch−off threshold after an overload detection
(OVL) for instance. Figure 51 shows the soft−start behavior.
The time scales are purposely shifted to offer a better zoom
portion.
16.4V
LEB
from
setpoint
Inserting a resistor in series with the current sense
information brings ramp compensation
31
3.2V
0V
32k
Rramp
CS
Figure 52.
Rsense

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ncp1239fdr2Ncp1239vdr2Ncp1239vdr2g

Table of Contents