Figure A.2. Ecp5 Connection - Lattice Semiconductor ASC Bridge Board User Manual

ASC Bridge Board
Evaluation Board User Guide
5
D
C
B
+3.3V
R3
100
D1
Blue
A
5
© 2015-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
16
4
+3.3V
J1
24 1
EXPCON_2V5
23 2
22 3
EXPCON_OSC
21 4
20 5 EXPCON_CLKIN
19 6 EXPCON_CLKOUT
HPE_RESOUT#
18 7
17 8 EXPCON_IO0
EXPCON_IO2
16 9
15 10 EXPCON_IO14
EXPCON_IO17
14 11
13 12 CARDSEL#
24-Pin Header M
{3} ASC1_RESET
{3} ASC1_RDAT
{3} ASC1_WDAT
{3} ASC1_CLK_O
{3} ASC2_12V_OC_SHUTDOWN
{3} ASC2_WDAT
{3} ASC2_12V_OC_SENSE
{3} ASC2_RDAT
{3} ASC2_WRCLK
{3} ASC2_RESET
{3} ASC2_5V_OC_SHUTDOWN
{3} ASC2_5V_OC_SENSE
+3.3V +3.3V
ECP5 Connectors
R4 R5 R6 R7 Note: Place J2 and J3 connector on the bottom side of PCB. The silkscreen should be placed on top side.
10K 0 10K 0
SW1 SW2
Silkscreen : XO3
SW1 SW2
Switch Switch
{2} I2C_SDA_1
{2} I2C_SCL_1
Silkscreen : ECP5
4

Figure A.2. ECP5 Connection

3
+12V
AK1
AJ1
+5V
AK2 AJ2
+3.3V
AK3
AJ3
AK4 AJ4
AK5
AJ5
AK6 AJ6
AK7
AJ7
AK8 AJ8
AK9
AJ9
AK10
AJ10
AK11
AJ11
AK12
AJ12
Prototype Area
Note: Use 0.1" pictch spacing. Each connection use plated through hole for layout
J2
HPE_RESOUT#
1 2
EXPCON_IO0 3 4
ASC1_BOARD_SENSE_O
EXPCON_IO2
5 6
ASC1_5V_OC_SENSE {3}
7 8
ASC1_5V_OC_SHUTDOWN
9 10
ASC1_WRCLK {3}
11 12
ASC1_12V_OC_SENSE
13 14
ASC1_12V_OC_SHUTDOWN
PB1 15 16
I2C_SDA_1 {2}
EXPCON_IO14 17 18
I2C_SCL_1 {2}
19 20
+3.3V
PB2 21 22
EXPCON_IO17
23 24
25 26
27 28
MANDATORY_RESET {3}
29 30
31 32
I2C_WRITE_EN {3}
33 34
35 36
ASC2_BOARD_SENSE_O
37 38 CARDSEL#
39 40
40-Pin Header F
+3.3V
R1 R2
SW3 2.2k 2.2k
6
5
I2C_SDA {3}
4
3
2
I2C_SCL {3}
1
JS202011SCQN
3
2
AH1 AG1 AF1 AE1 AD1 AC1
AH2 AG2 AF2 AE2 AD2 AC2
AH3 AG3 AF3 AE3 AD3 AC3
AH4 AG4 AF4 AE4 AD4 AC4
AH5 AG5 AF5 AE5 AD5 AC5
AH6 AG6 AF6 AE6 AD6 AC6
AH7 AG7 AF7 AE7 AD7 AC7
AH8 AG8 AF8 AE8 AD8 AC8
AH9 AG9 AF9 AE9 AD9 AC9
AH10 AG10 AF10 AE10 AD10 AC10
AH11 AG11 AF11 AE11 AD11 AC11
AH12 AG12 AF12 AE12 AD12 AC12
J3
1 2
EXPCON_2V5 3 4
{3} ASC0_BOARD_SENSE_O
5 6
{3} ASC0_CLK_O
ASC0_5V_OC_SENSE
7 8
{3} {3} ASC0_RESET ASC0_5V_OC_SHUTDOWN
9 10
{3} ASC0_RDAT
ASC0_WRCLK
11 12
{3} {3} ASC2_CLK_O ASC0_12V_OC_SENSE
13 14
{3} {3} ASC0_WDAT ASC0_12V_OC_SHUTDOWN
15 16
{4} FAN3_PWM
FAN3_TACH
17 18
{4} FAN2_PWM FAN2_TACH
19 20
{4} FAN1_PWM
FAN1_TACH
21 22
23 24
25 26
27 28
EXPCON_OSC 29 30
EXPCON_CLKIN
31 32
EXPCON_CLKOUT
33 34
35 36
{3}
37 38
+3.3V
39 40
40-Pin Header F
Lattice Semiconductor Corporation Lattice Semiconductor Corporation Lattice Semiconductor Corporation
5555 N.E. Moore Court 5555 N.E. Moore Court 5555 N.E. Moore Court
Hillsboro, Oregon. 97124 Hillsboro, Oregon. 97124 Hillsboro, Oregon. 97124
Title Title Title ECP5 / XO3 Connection ECP5 / XO3 Connection ECP5 / XO3 Connection
Project Project Project ASC Bridge Board ASC Bridge Board ASC Bridge Board
Designer: Designer: Designer:
Date: Date: Date: Tuesday, July 11, 2017 Tuesday, July 11, 2017 Tuesday, July 11, 2017 Sheet Sheet Sheet 2 2 2
2
1
AB1 AA1
D
AB2 AA2
AB3 AA3
AB4 AA4
AB5 AA5
AB6 AA6
AB7 AA7
AB8 AA8
AB9 AA9
AB10 AA10
AB11 AA11
AB12 AA12
C
{3}
{3}
{3}
{3}
{3}
{3}
{4}
{4}
{4}
B
A
Size Size Size B B B
Rev. Rev. Rev. B B B
of of of 5 5 5
1
FPGA-EB-020 -2.0