Power Supply; Figure 5.1. Power Supply Block; Table 5.1. Power Leds - Lattice Semiconductor ECP5 User Manual

ECP5 VIP Processor Board
Evaluation Board User Guide

5. Power Supply

The power supply to the development kit is provided from an external 12 V DC adaptor.
Figure 5.1 shows the power supply block of the ECP5 VIP processor board. The Mini-B USB connector is used only for
programming and the external power adaptor must be connected to source power for the on board regulators for the
normal operation and successful programming.
The external adaptor provides 12 V power source through voltage regulators on the board as well as to the external
boards connected to Nanovesta, upstream and downstream connectors. Each I/O bank voltage can be selected by
putting jumpers on J5, J6, J7, J9, J51, J55. See
onboard regulator can be measured by a respective test point on the board.
J4
FUSE
Power Jack
J3
VUSB
Mini-B USB
Table 5.1 lists the device power rails. There are five voltage regulators on the board used to supply the 5 V, 3.3 V, 2.5 V
1.5 V, and 1.1 V rails. The input to these regulators is either the external 12 V adaptor or on board regulators that is
connected to the board. Switch SW2 is used to connect or disconnect the external adaptor power to the board.

Table 5.1. Power LEDs

Voltage
LEDs Colour
Rail
12 D15 Green
5 D23 Green
3.3 D17 Green
2.5 D14 Green
1.5 D16 Green
VCC_CORE D18 Green
D19 Green
VCCA
D20 Green
VCCHTX
© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
12
Table 5.1
12 V
U7
SW2

Figure 5.1. Power Supply Block

for the voltage selection. All voltage generation from the
12 V to 5 V
converter (U54)
3.3 V
12 V to 2.5 V or
3.3 V dual
2.5 V
converter (U8)
1.5 V
12 V to 1.5 V or
1.1 V dual
1.1 V
converter (U9)
LDO (U10)
5 V
LDO (U11)
FPGA-EB-02001-1.2
1.1 V
1.1 V