Advertisement
COSMAC Microprocessor _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
17
PUT LOW
D--* R(N).O
PLO
When I=A, the byte contained in the D register replaces the low-order byte of the register specified by N.
~
A
-
-
t--
N
2
A
-
-
l -
N
2
p
0
p
0
X
2
X
2
A
I
RIOI
03
7E
R(1)
01
31
IALU
I- I
•
I
A
RIOI
03
7E
Rill
01
31
IALU
I-
I
RI21
00
00
I-
DF
~-
RI21
00
72
I-
DF
~-
RI31
72
00
D
72
RI31
72
00
D
72J--
72
1
72
Fig.
11 -
Example of instruction AN - PUT LOW.
PUT HIGH
D--* R(N).l
PHI
When I=B, the byte contained in the D register replaces the high-order byte of the register specified by N.
-1
A
-
-
l -
N
2
A
-
-
l -
N
2
p
0
p
0
X
2
X
2
I
B
RIOI
03
7F
Rill
01
31
IALU
I- I
•
I
B
RIOI
03
7F
Rill
01
31
IALU
I-
I
RI21
00
72
I+-
DF~
-
RI21
66
72
I+-
DF
~-
R131·
72
00
D
66
R(31
72
00
D
66
r-
66
t
66
Fig.
12 -
Example of instruction BN - PUT HIGH.
Memory Reference
LOAD ADVANCE
M(R(N)) --* D; R(N)+1
When 1=4, the external memory byte addressed by the contents of the register specified by N replaces
by byte in the D register. The original memory address contained in R(N) is incremented by 1. The
contents of memory are not changed.
A
00
19
-
N
1
~
p
0
X
2
ADDKIoSS
M
I
4
00
17
12
R(oI
01
00
00
18
34
Rill
00
19
-
IALul-
I
A
00
19
-
N
1
dJ
p
0
X
2
ADDRESS
M
I
4
00
17
12
RIOI
01
00
00
18
34
r-
RI11
01
lA
I--
IALU
I - I
•
00
19
56
RI21
00
17
DF
~-
00
19
56
RI21
00
17
DF
~-
00
lA
78
RI31
-
-
I D I F7 I
00
1A
78
R(31
-
-
D
56..1-
t
56
Fig. 13 - Example of instruction 4N - LOAD ADVANCE.
Advertisement
