GE B90 Instruction Manual page 411

Low impedance bus differential system
Hide thumbs Also See for B90:
Table of Contents

Advertisement

CHAPTER 6: ACTUAL VALUES
The shown data is illustrative only. A modification file number of 0 indicates that, currently, no modifications have been
installed.
6.6.2.2 Graphical front panel
ACTUAL VALUES  PRODUCT INFO  FIRMWARE REVISIONS
 FIRMWARE REVISIONS
The shown data is illustrative only. A modification file number of 0 indicates that, currently, no modifications have been
installed. The date format reflects the format specified for the clock and can vary from that shown here.
B90 LOW IMPEDANCE BUS DIFFERENTIAL SYSTEM – INSTRUCTION MANUAL
BOOT DATE:
2013/09/15 16:41:32
FPGA PROGRAM
REVISION: 02.02
FPGA DATE:
2016/09/15 16:41:32
B90 Relay
REVISION: 7.6x
MODIFICATION FILE
NUMBER:
0
BOOT PROGRAM
REVISION: 7.01
COMPILE DATE:
2017/06/15 04:55:16
BOOT DATE:
2016/09/15 16:41:32
GFP PROGRAM
REVISION: 7.60
GFP COMPILE DATE:
2017/03/03 12:58:00
GFP BOOT PROGRAM
REVISION: 1.00
GFP BOOT COMP. DATE:
2017/03/03 12:58:00
FPGA PROGRAM
REVISION: 02.02
FPGA DATE:
2016/09/15 16:41:32
PRODUCT INFORMATION
Range: YYYY/MM/DD HH:MM:SS
Date and time when the boot program was built.
Range: 0.00 to 655.35
Revision number for FPGA.
Range: YYYY/MM/DD HH:MM:SS
Date and time when the FPGA was built.
Range: 0.00 to 655.35
Revision number of the application firmware.
Range: 0 to 65535 (ID of the MOD FILE)
Value is 0 for each standard firmware release.
Range: 0.00 to 655.35
Revision number of the boot program firmware.
Range: YYYY/MM/DD HH:MM:SS
Date and time when product firmware was built.
Range: YYYY/MM/DD HH:MM:SS
Date and time when the boot program was built.
Range: 0.00 to 655.35
Revision number of front panel program firmware.
Range: YYYY/MM/DD HH:MM:SS
Date/time when graphical front panel firmware built.
Range: 0.00 to 655.35
Revision number of panel boot program firmware.
Range: YYYY/MM/DD HH:MM:SS
Date/time when panel boot program was built.
Range: 0.00 to 655.35
Revision number for FPGA.
Range: YYYY/MM/DD HH:MM:SS
Date and time when the FPGA was built.
6
6-15

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents