Table of Contents
Advertisement
A
B
BLOCK DIAGRAM 001 (RSio64-D)
POWER
indicator
LEDs
INT EXT
PN3
D305
D306
CB302(4P)
CB003(4P)
DC
+19V
FAN
Transistor
IC651(5P)
FanCaution
+24V
Over Current
Protection
+24V
Diode
CN2(8P)
DC +24V
Power off
Power Off
Power Supply
Detecter
Unit
LFA100F
AC100V-AC240V
CN1(3P)
CB503(2P)
AC
CB401(2P)
EXT
CB501(2P)
CB502(4P)
JK401
EXT DC INPUT
!
!
Power
AC IN
Switch
28CA1-2001149439-1
C
D
SETUP
Dante
indicator
SRC
SECONDARY
LEDs
WCLK
PORT
SYSTEM
SYNC
PN1
SW101
SW102
D301 D302 D303 D304
Register
Register
IC105
IC106
(20P)
(20P)
D-
FF
IC104
(20P)
CB101(23P)
CB105(23P)
+7D,
DM
+7D
+7V
+7D
+3.3D1,
+3.3D2
DC-DC
+3.3D1
+3.3DNT
+3.3D2
+3.3D
IC101(16P)
+3.3D
+1.2V
+3.3D
+3.3D1
*1
*2
A14
16MHz
DC-DC
CPU
XL101
FanCaution,
Power Off
IC101(316P)
IC501(10P)
+3.3D2
SWX02
DC-DC
INTERNAL:128MHz
BUS:64MHz
IC551(10P)
+15A
DC-DC
+3.3D
IC202(16P)
-15A
1,3,
SDRAM
9,14,
27,43,
64Mbit
DC-DC
49
IC104(54P)
IC303(20P)
+5A1
+3.3D
+1.2V
Regulator
DC-DC
9,10,11
1,2,3,12,13,
IC303(17P)
IC701(5P)
+5A2
14,15,16
+7V
+5V
Regulator
Regulator
1
IC751(5P)
-5A
3,4,5
IC801(5P)
DC-DC
IC801(10P)
+5D
DC-DC
IC401(16P)
+3.3D
CB601(70P),
DC-DC
CB602(70P)
±15A,+5A1,-5A,
IC901(10P)
+20A
+5D,+3.3D,+20A
Regulator
IC601(3P)
±15A,+5A2,
-5A,+5D,
+3.3D,+20A
CB901(16P)
CB902(70P),
CB901(16P)
CB903(70P)
OPT
(2)
OPT
SLOT4
SLOT2
Power Line
Signal Line
E
ROUTING
WORD CLOCK
UNIT ID PATTERN
LEDs
SW205
SW103
SW104
PN2
D221-226
Register
IC107
(20P)
IC203
IC201,202
D-FF
(20P)
(20P)
*1: A20,B19,B20,C18,D8,D10,D17,D18,E8,E10,E11,E13,H5,H16,H19,H20,
N5,N16,T8,T10,T11,T13,U4,U17,V3,V18,W2,W19,Y1,Y20
*2: E5,E6,E15,E16,F5,F16,K5,K16,L5,L16,R5,R16,T5,T6,T15,T16
+5V1
PLL
+3.3D
3
IC511
14,37,47
(14P)
FLASH MEMORY
14
IC118(48P)
CPLD
64Mbit
IC514(100P)
Clock control
MAC Address inside
(SLOT2,4)
CPU bus
+3.3D
+3.3D
XL301
XL302
25MHz
49.152MHz
+3.3D
+1.2V
*3
*4
FPGA
IC301(676P)
Audio bridge with SRC
to/from
CPU
Config
ROM
IC302(8P)
+3.3DNT,
+5V
CB701(70P),
CB702(70P)
CB902(70P),
WC
CB903(70P)
IC902(14P)
(1)
WCLK IN
LED sig
SLOT3
+5V
D904 D903 D902 D901
D907
SLOT1
PRIMARY
SECONDARY
SLOT
PJ901
LINK
LINK
ACTIVE
/ACT 1G
/ACT 1G
Link Status LEDs
SLOT
WORD
ACTIVE
CLOCK
LED
IN
F
G
WARNING
Components having special characteristics are
marked ! and must be replaced with parts having
SLOT
LEDs
SW201–204
specification equal to those originally installed.
x4
D201-208
D211-218
!
IC204
D-FF
Register
(20P)
*3: B3,B7,B11,B15,B19,C22,D2,D9,D17,D25,E13,F4,F6,F21,F23,
G10,G12,G15,G18,H2,H14,H25,J6,J9,J18,J21,K4,K13,K23,
L5,L22,M2,M7,M17,M20,M25,N10,P4,P9,P23,T2,T7,T25,
U6,U14,U18,V9,V21,W4,W6,W23,Y2,Y12,Y17,Y19,Y25,
AA6,AA10,AA16,AA21,AB14,AB23,AC6,AC10,AC18,AC21,
AD2,AD25,AE8,AE12,AE16,AE20
*4: K11,K17,L10,L12,L14,L16,M11,M13,M15,N12,N14,N16,
P11,P13,P15,R12,R14,R16,T11,T13,T15,T17,U10,U16
+7V
+5V3
+5V2
+5V4
+5V5
Regulator
PLL
PLL
PLL
PLL
IC509(5P)
3,4,5
3
IC515
3
IC503
3
IC507
3
IC520
(14P)
(14P)
(14P)
(14P)
+7V
62
14
62
62
CPLD
CPLD
Regulator
IC513(5P)
IC506(100P)
IC519(100P)
3,4,5
Clock control
Clock control
(SLOT1,3)
(WCLK IN)
+7V
Regulator
IC518(5P)
3,4,5
See page 4
to/from
CPU
CB801(70P)
CB104(70P)
+3.3DNT
+3.3D
+3.3D
2,3,5,7
DC-DC
IC102(8P)
+3.3D
CB103(124P)
1,2,114,
116,118,
Audio
120,122
Data, Clock
RGMII
Brooklyn2
RGMII
P5
(Dante Module)
MDIO
PHY
64in/64out @48kHz
Control
Control
32in/32out @96kHz
LED Driver
2 MAC Address inside
DNT
*5: 35,40,41,42,43,67,75,84,92,98,107,115,122,127
*6: 4,9,14,19,24,29,33,33,37,39,46,51,56,61
*7: 40,43,69,74,80,87,93,97,103,110,116
BLOCK DIAGRAM 001 (RSio64-D)
H
RSio64-D
1
2
+5V1
+7V
+5V2
Regulator
1
IC501(5P)
1
3,4,5
+5V3
+7V
+5V4
Regulator
1
IC505(5P)
1
3,4,5
+3.3D
+5V5
XL102
25MHz
+3.3D
1
23,42
Ethernet MAC/
100BASE-TX
PHY
3
IC123(48P)
+1.8D +1.0D
6,8
4
1,4
+1.8D
25MHz
+3.3D
+1.8D +1.0D
XL101
*5
*6
*7
P3
Gigabit Ethernet
Switching HUB IC
IC101(129P)
P0
P1
1000BASE-T
5
CB107
CB106
Dante
Dante
PRIMARY
SECONDARY
6
3
Advertisement
Table of Contents
