Key Features - HP 16550A User Reference

100-mhz state/500-mhz timing logic analyzer
Hide thumbs Also See for 16550A:
Table of Contents

Advertisement

General Information
Key Features
Key
Features
• 100-MHz state and 500-MHz timing acquisition speed.
• 96 data channels/6 clocks expandable to 198 data/6 clock channels.
• Lightweight passive probes for easy hookup and compatibility with
previous HP logic analyzers and preprocessors.
• HP-IB and RS-232C interface for programming and hard copy printouts.
• Variable setup/hold time, 3.5 ns window.
• External arming to/from other modules through the intermodule bus.
• 4 Kbytes deep memory on all channels with 8 Kbytes in half channel
modes.
• Marker measurements.
• 12 levels of trigger sequencing for state and 10 levels of sequential
triggering for Timing.
• Both state and timing analyzers can use 10 pattern resource terms, two
range terms, and two timer/counters to qualify and trigger on data. The
timing analyzer also has two edge terms available.
• Predefined trigger macros for easy configuration of trigger specifications.
• 100-MHz time and number-of-states tagging.
• Full programmability.
• Mixed State/Timing and State/State (interleaved) display.
• Compare, Chart, and Waveform displays.
1-5
I

Advertisement

Table of Contents
loading

Table of Contents