Table of Contents
Advertisement
LPC Connector(Optional)
The Low Pin Count Interface was defined by Intel
towards legacy free systems. It allows the integration of low-bandwidth legacy I/O components
within the system, which are typically provided by a Super I/O controller. Furthermore, it can be
used to interface firmware hubs, Trusted Platform Module (TPM) devices and embedded control-
ler solutions. Data transfer on the LPC bus is implemented over a 4 bit serialized data interface,
which uses a 24MHz LPC bus clock. For more information about LPC bus refer to the Intel
Pin Count Interface Specification Revision 1.1'. The table below indicates the pin fuctions of the
LPC connector.
Pin
Function
1
L_CLK
3
L_RST#
5
L_FRAME#
7
L_AD3
9
L_AD2
11
INT_SERIRQ
13
5VSB
Chapter 2 Hardware Installation
Chapter 2
1
2
LPC Connector
13
14
®
Corporation to facilitate the industry's transition
Low
®
Pin
Function
2
L_AD1
4
L_AD0
6
3V3
8
GND
10
Kev
12
GND
14
5V
Battery
The lithium ion battery powers the real-time clock and CMOS memory. It is an auxiliary source
of power when the main power is shut off.
Safety Measures
• Danger of explosion if battery incorrectly replaced.
• Replace only with the same or equivalent type recommend by the manufacturer.
• Dispose of used batteries according to local ordinance
28
Battery
1
+3.3V
2
GND
.
www.dfi.com
Advertisement
Table of Contents
