Scanclk Signal - National Instruments NI 6115/6120 User Manual

Multifunction i/o devices for pci/pxi/compactpci bus computers
Table of Contents

Advertisement

Chapter 4
Connecting Signals
Note
When using NI-DAQ, SCANCLK polarity is low-to-high and cannot be changed
programmatically.
NI 6115/6120 User Manual
Either the 20 MHz or 100 kHz internal timebase generates SISOURCE
unless you select some external source. Figure 4-22 shows the timing
requirements for SISOURCE.
t
w
Figure 4-22. SISOURCE Signal Timing

SCANCLK Signal

SCANCLK is an output-only signal that generates a pulse with the leading
edge occurring approximately 50 to 100 ns after an A/D conversion begins.
The polarity of this output is software selectable but is typically configured
so that a low-to-high leading edge can clock external AI multiplexers
indicating when the input signal has been sampled and can be removed.
This signal has a 450 ns pulse width and is software enabled.
Figure 4-23 shows the timing for SCANCLK.
CONVERT*
SCANCLK
Figure 4-23. SCANCLK Signal Timing
t
p
t
w
t
= 50 ns minimum
p
t
= 23 ns minimum
w
t
d
t
= 50 to 100 ns
d
t
= 450 ns
w
4-28
t
w
ni.com

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ni 6115Ni 6120

Table of Contents