National Instruments NI 6115/6120 User Manual
  1. Manuals
  2. Brands
  3. National Instruments Manuals
  4. I/O Systems
  5. NI 6115/6120
  6. User manual
National Instruments NI 6115/6120 User Manual

National Instruments NI 6115/6120 User Manual

Multifunction i/o devices for pci/pxi/compactpci bus computers
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
DAQ
NI 6115/6120 User Manual
Multifunction I/O Devices for
PCI/PXI/CompactPCI Bus Computers
NI 6115/6120 User Manual
November 2002 Edition
Part Number 322812C-01

Advertisement

Table of Contents
loading

Related Manuals for National Instruments NI 6115/6120

Summary of Contents for National Instruments NI 6115/6120

  • Page 1 NI 6115/6120 User Manual Multifunction I/O Devices for PCI/PXI/CompactPCI Bus Computers NI 6115/6120 User Manual November 2002 Edition Part Number 322812C-01...
  • Page 2 Switzerland 056 200 51 51, Taiwan 02 2528 7227, United Kingdom 01635 523545 For further support information, see the Technical Support and Professional Services appendix. To comment on the documentation, send email to techpubs@ni.com. © 2001–2002 National Instruments Corporation. All rights reserved.

  • Page 3: Important Information

    The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.
  • Page 4 Classification requirements are the same for the Federal Communications Commission (FCC) and the Canadian Department of Communications (DOC). Changes or modifications not expressly approved by National Instruments could void the user’s authority to operate the equipment under the FCC Rules.
  • Page 5 Canadian Department of Communications This Class B digital apparatus meets all requirements of the Canadian Interference-Causing Equipment Regulations. Cet appareil numérique de la classe B respecte toutes les exigences du Règlement sur le matériel brouilleur du Canada. Compliance to EU Directives Readers in the European Union (EU) must refer to the Manufacturer’s Declaration of Conformity (DoC) for information* pertaining to the CE Marking compliance scheme.

  • Page 6: Table Of Contents

    National Instruments ADE Software...1-5 Optional Equipment ...1-6 Custom Cabling ...1-6 Unpacking ...1-7 Safety Information ...1-8 Chapter 2 Installing and Configuring the NI 6115/6120 Installing the Software ...2-1 Installing the Hardware...2-1 Configuring the Device...2-3 Chapter 3 Hardware Overview Analog Input ...3-2 Input Mode ...3-2...
  • Page 7 UISOURCE Signal ... 4-31 General-Purpose Timing Signal Connections... 4-32 GPCTR0_SOURCE Signal ... 4-32 GPCTR0_GATE Signal ... 4-33 GPCTR0_OUT Signal ... 4-34 GPCTR0_UP_DOWN Signal... 4-35 GPCTR1_SOURCE Signal ... 4-35 GPCTR1_GATE Signal ... 4-36 GPCTR1_OUT Signal ... 4-36 NI 6115/6120 User Manual viii ni.com...
  • Page 8 Field Wiring Considerations ...4-39 Chapter 5 Calibration Loading Stored Calibration Constants ...5-1 Self-Calibration...5-2 External Calibration ...5-2 Appendix A Specifications Appendix B Common Questions Appendix C Technical Support and Professional Services Glossary Index © National Instruments Corporation Contents NI 6115/6120 User Manual...

  • Page 9: About This Manual

    • • • The NI 6115/6120 is a high-performance multifunction analog, digital, and timing I/O data acquisition (DAQ) device for PXI and PCI bus computers. Supported functions include analog input (AI), analog output (AO), digital I/O (DIO), and timing I/O (TIO).

  • Page 10: National Instruments Documentation

    PXI bus Systems Alliance. National Instruments Documentation The NI 6115/6120 User Manual is one piece of the documentation set for the DAQ system. You could have any of several types of documentation depending on the hardware and software in the system. Use the documentation you have as follows: •...

  • Page 11: Related Documentation

    NI-DAQ Function Reference Help. You can access this help file by clicking Start»Programs»National Instruments»NI-DAQ» NI-DAQ Help. PCI Local Bus Specification Revision 2.2 PICMG 2.0 R3.0, CompactPCI Core Specification PXI Specification Revision 2.0, available from xiii About This Manual ni.com/manuals ni.com/manuals ni.com/zone www.pxisa.org NI 6115/6120 User Manual...

  • Page 12: Introduction

    TTL-compatible correlated DIO, and two 24-bit counter/timers for TIO. The NI 6115/6120 is a DAQ device for PXI or the PCI bus. The device is software configured and calibrated, and completely switchless and jumperless. This feature is made possible by the NI MITE bus interface chip that connects the device to the PXI or PCI I/O bus.

  • Page 13: Using Pxi With Compactpci

    PLL synchronization by allowing these devices to all lock to the same reference clock present on the PXI backplane. Refer to for more information. Detailed specifications of the NI 6115/6120 are in Appendix A, Specifications. Using PXI with CompactPCI The ability to use PXI-compatible products with standard CompactPCI products is an important feature of PXI Specification Revision 2.0.

  • Page 14: What You Need To Get Started

    NI PXI-6115/6120 Signal RTSI<0..5> RTSI 6 RTSI Clock Reserved Reserved What You Need to Get Started To set up and use the NI 6115/6120, you need the following: ❑ ❑ ❑ ❑ ❑ © National Instruments Corporation Table 1-1. NI PXI-6115/6120 J2 Pin Assignment PXI Pin Name PXI Trigger<0..5>...

  • Page 15: Software Programming Choices

    NI application development environment (ADE) or other ADEs. In either case, you use NI-DAQ. NI-DAQ NI-DAQ, which shipped with the NI 6115/6120, has an extensive library of functions that you can call from the ADE. These functions allow you to use all the features of the device.

  • Page 16: National Instruments Ade Software

    Measurement Studio, which includes tools for Visual C++ and tools for Visual Basic, is a development suite that allows you to design test and measurement applications. For Visual Basic developers, Measurement Studio features a set of ActiveX controls for using National Instruments © National Instruments Corporation Conventional...

  • Page 17: Optional Equipment

    Using LabVIEW, LabWindows/CVI, Measurement Studio, or VI Logger greatly reduces the development time for your data acquisition and control application. Optional Equipment NI offers a variety of products to use with the NI 6115/6120, including cables, connector blocks, and other accessories, as follows: • •...

  • Page 18: Unpacking

    Notify NI if the device appears damaged in any way. Do not install a damaged device into the computer. Store the NI 6115/6120 in the antistatic envelope when not in use. © National Instruments Corporation Route the analog lines separately from the digital lines.

  • Page 19: Safety Information

    Misuse of the product can result in a hazard. You can compromise the safety protection built into the product if the product is damaged in any way. If the product is damaged, return it to National Instruments for repair. Do not substitute parts or modify the product except as described in this document.
  • Page 20 Installation Category IV is for measurements performed at the primary electrical supply installation (<1,000 V). Examples include electricity meters and measurements on primary overcurrent protection devices and on ripple control units. Chapter 1 Introduction marked on the NI 6115/6120 User Manual...

  • Page 21: Installing And Configuring The Ni 6115/6120

    Before you install the NI 6115/6120, complete the following steps to install the software: Note It is important to install NI-DAQ before installing the NI 6115/6120 to ensure that the device is properly detected. Installing the Hardware You can install the NI 6115/6120 in any available expansion slot in the computer.

  • Page 22: Chapter 2 Installing And Configuring The Ni

    Chapter 2 Installing and Configuring the NI 6115/6120 Note The PXI specification requires all slots to support bus master devices, but the CompactPCI specification does not. If you install in a CompactPCI non-master slot, you must disable the onboard DMA controller using software.

  • Page 23: Configuring The Device

    Because of the NI standard architecture for data acquisition and the PCI bus specification, the NI 6115/6120 is completely software configurable. Two types of configuration are performed on the NI 6115/6120: bus-related and data acquisition-related configuration. The NI PCI-6115/6120 is fully compatible with the industry-standard PCI Local Bus Specification Revision 2.2.

  • Page 24: Hardware Overview

    Hardware Overview This chapter presents an overview of the hardware functions on the NI 6115/6120. Figures 3-1 and 3-2 provide block diagrams for the NI 6115 and NI 6120, respectively. CH0+ AI CH0 Amplifier CH0– – CH1+ AI CH1 Amplifier CH1–...

  • Page 25: Analog Input

    Analog Input The following sections describe in detail each AI category. Input Mode The NI 6115/6120 supports only differential (DIFF) input mode. For more information about DIFF input, refer to the Signals showing the signal paths for DIFF input mode.

  • Page 26: Input Polarity And Input Range

    The NI 6115/6120 is not designed for input voltages greater than ±42 VDC. Input voltages greater than ±42 VDC can damage the NI 6115/6120, any device connected to it, and the host computer. Overvoltage can also cause an electric shock hazard for the operator.

  • Page 27: Considerations For Selecting Input Ranges

    Input Coupling You can configure the NI 6115/6120 for either AC or DC input coupling on a per channel basis. Use AC coupling when the AC signal contains a large DC component. If you enable AC coupling, you remove the large DC offset for the input amplifier and amplify only the AC component.

  • Page 28: Analog Output

    Analog Output The NI 6115/6120 supplies two channels of AO voltage at the I/O connector. The range is fixed at bipolar ±10 V. The AO channels on the NI 6115 contain 12-bit DACs that are capable of 4 MS/s for one channel or 2.5 MS/s for each of two channels. The NI 6120 DACs are 16-bit, and they have the same AO capabilities as the NI 6115.
  • Page 29 Figure 3-5. LowValue is unused. NI 6115/6120 User Manual Digital Data AC Couple 10 k Figure 3-3. Analog Trigger Block Diagram for the NI 6115/6120 lowValue Trigger Figure 3-4. Below-Low-Level Analog Triggering Mode highValue Trigger...
  • Page 30 In high-hysteresis analog triggering mode, the trigger is generated when the signal value is greater than highValue, with the hysteresis specified by lowValue, as Figure 3-7 shows. highValue lowValue Trigger Figure 3-7. High-Hysteresis Analog Triggering Mode © National Instruments Corporation NI 6115/6120 User Manual...

  • Page 31: Antialiasing Filters

    AI signal crosses a specific threshold. Antialiasing Filters Each AI channel on the NI 6115/6120 is equipped with a programmable antialaising Bessel filter. On the NI 6115, you can program the filters to provide a third-order 50 kHz lowpass filter, a third-order 500 kHz lowpass filter, or a pass-through mode with no filtering.

  • Page 32: Phase-Locked Loop Circuit

    NI PXI-6115/6120. Note This feature is not available on the NI PCI-6115/6120. The PLL circuit is automatically enabled when the NI 6115/6120 is powered up. No configuration steps are required in order to utilize PLL synchronization. © National Instruments Corporation...

  • Page 33: Correlated Digital I/O

    Timing Signal Routing The DAQ-STC provides a flexible interface for connecting timing signals to other devices or external circuitry. The NI 6115/6120 uses the RTSI bus to interconnect timing signals between devices, and it uses the programmable function input (PFI) pins on the I/O connector to connect the device to external circuitry.
  • Page 34 Many of these timing signals are also available as outputs on the RTSI pins, as indicated in the RTSI Triggers section later in this chapter, and on the PFI pins, as indicated in Chapter 4, Connecting Signals. © National Instruments Corporation 3-11 NI 6115/6120 User Manual...

  • Page 35: Programmable Function Inputs

    A/D conversions, updates, or general-purpose signals at the I/O connector. The NI 6115/6120 can use either its internal 20 MHz timebase or a timebase received over the RTSI bus. In addition, if you configure the...
  • Page 36 Trigger <0..5>, respectively, through the NI PXI-6115/6120 backplane. In PXI, RTSI<6> connects to the PXI Star Trigger line, allowing the NI 6115/6120 to receive triggers from any Star Trigger controller plugged into slot 2 of the chassis. For more information on the Star Trigger, refer to the PXI Specification Revision 2.0.
  • Page 37 Chapter 3 Hardware Overview Refer to the Signals, for a description of the signals shown in Figures 3-12 and 3-13. NI 6115/6120 User Manual PXI Star (6) PXI Trigger (0..5) PXI Trigger (7) Switch Figure 3-13. PXI RTSI Bus Signal Connections...

  • Page 38: Connecting Signals

    Connections that exceed any of the maximum ratings of input or output signals on the NI 6115/6120 can damage the device and the computer. NI is not liable for any damage resulting from such signal connections. The Protection column of Tables 4-3, 4-4, and 4-5 show the maximum input ratings for each signal.
  • Page 39 DGND PFI0/TRIG1 PFI1/TRIG2 DGND +5V OUTPUT DGND PFI5/UPDATE* PFI6/WFTRIG DGND PFI9/GPCTR0_GATE GPCTR0_OUT FREQ_OUT NC = No Connect Figure 4-1. I/O Connector Pin Assignment for the NI 6115/6120 ACH0+ ACH0GND ACH1– ACH2+ ACH2GND ACH3– AOGND AOGND DGND DIO0 DIO5 DGND DIO2...

  • Page 40: I/O Connector Signal Descriptions

    DGND Output External Strobe—This output can be toggled under software control to latch signals or trigger events on external devices. Chapter 4 Connecting Signals Description NI 6115/6120 User Manual...
  • Page 41 PFI1/TRIG2 PFI2/CONVERT* PFI3/GPCTR1_SOURCE PFI4/GPCTR1_GATE GPCTR1_OUT PFI5/UPDATE* PFI6/WFTRIG PFI7/STARTSCAN NI 6115/6120 User Manual Direction DGND Input PFI0/Trigger 1—As an input, this is either a PFI or the Output source for the hardware analog trigger. PFI signals are explained in the later in this chapter. The hardware analog trigger is...
  • Page 42 Description Rise Source Sink Time (mA at V) (ns) — — — — — — 5 at 10 5 at –10 — 5 at 10 5 at –10 — NI 6115/6120 User Manual Bias ±300 pA ±300 pA — —...
  • Page 43 10 V, impedance refers to ACH<0..3>–. Signal Type and Signal Name Direction DIO<0..7> SCANCLK EXTSTROBE* PFI0/TRIG1 PFI1/TRIG2 PFI2/CONVERT* NI 6115/6120 User Manual Impedance Protection Input/ (Volts) Output On/Off 100 GΩ ±42 V to to GND 100 GΩ ±42 V to to GND 1 MΩ...

  • Page 44: Types Of Signal Sources

    5 at 0.4 50 kΩ –0.4) 5 at 0.4 50 kΩ –0.4) 5 at 0.4 50 kΩ –0.4) 5 at 0.4 50 kΩ –0.4) 5 at 0.4 50 kΩ –0.4) 5 at 0.4 50 kΩ –0.4) NI 6115/6120 User Manual...

  • Page 45: Ground-Referenced Signal Sources

    Connecting Signals source. You must tie the ground reference of a floating signal to the NI 6115/6120 AI ground to establish a local or onboard reference for the signal. Otherwise, the measured input signal varies as the source floats out of the common-mode input range.

  • Page 46: Connections For Ground-Referenced Signal Sources

    10 nf ACH0GND ACH0 Connections Shown Figure 4-2. Pseudodifferential Input Connections on the NI 6115 for Ground-Referenced Signals Chapter 4 Connecting Signals Instrumentation Amplifier PGIA Measured – Voltage – kΩ40 pf for ranges > ±10 V NI 6115/6120 User Manual...
  • Page 47 With this type of connection, the PGIA rejects both the common-mode noise in the signal and the ground potential difference between the signal source and the device ground, shown as V NI 6115/6120 User Manual AC Coupling 100 pF* 1 M*...

  • Page 48: Connections For Nonreferenced Or Floating Signal Sources

    ACH0 Connections Shown Figure 4-4. Differential Input Connections on the NI 6115 for Nonreferenced Signals 4-11 Chapter 4 Connecting Signals Instrumentation Amplifier PGIA Measured – Voltage – 10 nf kΩ40 pf for ranges > ±10 V NI 6115/6120 User Manual...

  • Page 49: Common-Mode Signal Rejection Considerations

    Common-Mode Signal Rejection Considerations Figures 4-2 and 4-3 show connections for signal sources that are already referenced to some ground point with respect to the NI 6115/6120. In theory, the PGIA can reject any voltage caused by ground-potential differences between the signal source and the device. In addition, with pseudodifferential input connections, the PGIA can reject common-mode noise pickup in the leads connecting the signal sources to the device.

  • Page 50: Working Voltage Range

    Like any amplifier, the common-mode rejection ratio (CMRR) of the PGIA is limited at high frequency. This limitation has been compensated for in the design of the NI 6115/6120 by using a common-mode choke on each channel. ♦ NI 6115 The purpose of the 10 nF capacitance on the ACH<0..3>–...

  • Page 51: Connecting Analog Output Signals

    DAC0OUT is the voltage output signal for AO channel 0. DAC1OUT is the voltage output signal for AO channel 1. AOGND is the ground-reference signal for the AO channels. AOGND is a hard ground. Figure 4-6 shows how to connect AO signals to the NI 6115/6120. Load VOUT 0 VOUT 1...

  • Page 52: Connecting Digital I/O Signals

    Caution Exceeding the maximum input voltage ratings, which are listed in Table 4-3, can damage the NI 6115/6120 and the computer. NI is not liable for any damage resulting from such signal connections. Figure 4-7 shows signal connections for three typical DIO applications.

  • Page 53: Correlating Dio Signal Connections

    LED shown in Figure 4-7. Correlating DIO Signal Connections You can correlate DIO and AI/AO operations to the same clock on the NI 6115/6120. You can use any of the following signals as the clock source: • •...
  • Page 54 Figure 4-8. Clock Signal Driving DI and DO Signals Figure 4-9 shows a DIO operation driven by the AO Update signal on its rising edge. AO Update Figure 4-9. Rising-Edge AO Update Signal Driving a DIO Signal © National Instruments Corporation 4-17 NI 6115/6120 User Manual...

  • Page 55: Power Connections

    Under no circumstances should you connect these +5 V power pins directly to analog or digital ground or to any other voltage source on the NI 6115/6120 or any other device. Doing so can damage the NI 6115/6120 and the computer. NI is not liable for damage resulting from such connections.
  • Page 56 Source © National Instruments Corporation DAQ Timing Connections Waveform Generation Timing Connections PFI0/TRIG1 PFI7/STARTSCAN I/O Connector Figure 4-11. Timing I/O Connections 4-19 Chapter 4 Connecting Signals section section section later in this chapter DGND NI 6115/6120 NI 6115/6120 User Manual...

  • Page 57: Programmable Function Input Connections

    Posttriggered data acquisition allows you to view only data that is acquired after a trigger event is received. A typical posttriggered DAQ sequence is shown in Figure 4-12. Note On the NI 6115/6120, each STARTSCAN pulse initiates one CONVERT* pulse, which simultaneously samples all channels. NI 6115/6120 User Manual 4-20...

  • Page 58: Trig1 Signal

    PFI pin as the source for TRIG1 and configure the polarity selection for either rising or falling edge. The selected edge of TRIG1 starts the DAQ sequence for both posttriggered and pretriggered acquisitions. The NI 6115/6120 supports analog triggering on the PFI0/TRIG1 pin. © National Instruments Corporation TRIG1 CONVERT* Figure 4-12.

  • Page 59: Trig2 Signal

    TRIG2 to the DAQ sequence. As an input, TRIG2 is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG2 and configure the polarity NI 6115/6120 User Manual Hardware Overview, for more information on analog...
  • Page 60 Figures 4-16 and 4-17 show the timing requirements for TRIG2. © National Instruments Corporation Rising-Edge Polarity Falling-Edge Polarity Figure 4-16. TRIG2 Input Signal Timing = 25 – 50 ns Figure 4-17. TRIG2 Output Signal Timing 4-23 Chapter 4 Connecting Signals = 10 ns minimum NI 6115/6120 User Manual...

  • Page 61: Startscan Signal

    STARTSCAN is deasserted t last conversion in the scan is initiated. This output is set to high-impedance at startup. Figures 4-18 and 4-19 show the timing requirements for STARTSCAN. NI 6115/6120 User Manual Rising-Edge Polarity Falling-Edge Polarity Figure 4-18.
  • Page 62 STARTSCAN generates a conversion. STARTSCAN pulses should be separated by at least one scan period. A counter on the NI 6115/6120 internally generates STARTSCAN unless you select some external source. This counter is started by the TRIG1 signal and is stopped by either software or the sample counter.

  • Page 63: Convert* Signal

    The output is an active low pulse with a pulse width of 50 to 100 ns. This output is set to high-impedance at startup. Figures 4-20 and 4-21 show the input and output timing requirements for CONVERT*. NI 6115/6120 User Manual Rising-Edge Polarity Falling-Edge Polarity Figure 4-20.

  • Page 64: Aigate Signal

    The sample interval counter on the NI 6115/6120 device normally generates CONVERT* unless you select some external source. The counter is started by the STARTSCAN signal and continues to count down and reload itself until the scan is finished.

  • Page 65: Scanclk Signal

    This signal has a 450 ns pulse width and is software enabled. Note When using NI-DAQ, SCANCLK polarity is low-to-high and cannot be changed programmatically. Figure 4-23 shows the timing for SCANCLK. NI 6115/6120 User Manual = 50 ns minimum = 23 ns minimum Figure 4-22. SISOURCE Signal Timing CONVERT*...

  • Page 66: Extstrobe* Signal

    Figure 4-24 shows the timing for the hardware-strobe mode EXTSTROBE* signal. Waveform Generation Timing Connections The AO group defined for the NI 6115/6120 is controlled by WFTRIG, UPDATE*, and UISOURCE. WFTRIG Signal Any PFI pin can receive as an input the WFTRIG signal, which is available as an output on the PFI6/WFTRIG pin.

  • Page 67: Update* Signal

    DACs, even if another PFI is externally generating the updates. The output is an active low pulse with a pulse width of 50 to 75 ns. This output is set to high-impedance at startup. NI 6115/6120 User Manual Rising-Edge Polarity...

  • Page 68: Uisource Signal

    UPDATE* pulses with enough time that new data can be written to the DAC latches. The UI counter for the NI 6115/6120 normally generates UPDATE* unless you select some external source. The UI counter is started by the WFTRIG signal and can be stopped by software or the internal buffer counter (BC).

  • Page 69: General-Purpose Timing Signal Connections

    As an output, GPCTR0_SOURCE reflects the actual clock connected to general-purpose counter 0, even if another PFI is externally inputting the source clock. This output is set to high-impedance at startup. NI 6115/6120 User Manual = 50 ns minimum = 10 ns minimum Figure 4-29.

  • Page 70: Gpctr0_Gate Signal

    As an output, GPCTR0_GATE reflects the actual gate signal connected to general-purpose counter 0, even if another PFI is externally generating the gate. This output is set to high-impedance at startup. © National Instruments Corporation 4-33 NI 6115/6120 User Manual...

  • Page 71: Gpctr0_Out Signal

    When using external clocking mode with correlated DIO, this pin is used as an input Note for the external clock. GPCTR0_SOURCE GPCTR0_OUT (Pulse on TC) GPCTR0_OUT (Toggle output on TC) NI 6115/6120 User Manual Rising-Edge Polarity Falling-Edge Polarity Figure 4-31. GPCTR0_GATE Signal Timing in Edge-Detection Mode Figure 4-32. GPCTR0_OUT Signal Timing 4-34 = 10 ns minimum ni.com...

  • Page 72: Gpctr0_Up_Down Signal

    The maximum allowed frequency is 20 MHz, with a minimum pulse width of 10 ns high or low. There is no minimum frequency limitation. The 20 MHz or 100 kHz timebase normally generates GPCTR1_SOURCE unless you select some external source. © National Instruments Corporation 4-35 NI 6115/6120 User Manual...

  • Page 73: Gpctr1_Gate Signal

    1. You have two software-selectable output options: pulse on TC and toggle output polarity on TC. The output polarity is software selectable for both options. This output is set to high-impedance at startup. NI 6115/6120 User Manual Rising-Edge Polarity...

  • Page 74: Gpctr1_Up_Down Signal

    Gate Hold Time Gate Pulse Width Output Delay Time Figure 4-36. GPCTR Timing Summary 4-37 Chapter 4 Connecting Signals 50 ns minimum 23 ns minimum 10 ns minimum 0 ns minimum 10 ns minimum 80 ns maximum NI 6115/6120 User Manual...

  • Page 75: Freq_Out Signal

    SOURCE input or to one of the internally generated signals on the NI 6115/6120. Figure 4-36 shows the GATE signal referenced to the rising edge of a source signal. The gate must be valid (either high or low) for at...

  • Page 76: Field Wiring Considerations

    Separate the NI 6115/6120 signal lines from high-current or high-voltage lines. These lines can induce currents in or voltages on the NI 6115/6120 signal lines if they run in parallel paths at a close distance. To reduce the magnetic coupling between lines, separate them by a reasonable distance if they run in parallel, or run the lines at right angles to each other.

  • Page 77: Loading Stored Calibration Constants

    NI-DAQ includes calibration functions for performing all of the steps in the calibration process. Calibration refers to the process of minimizing measurement and output voltage errors by making small circuit adjustments. On the NI 6115/6120, these adjustments take the form of writing values to onboard calibration DACs (CalDACs).

  • Page 78: Self-Calibration

    It is better to self-calibrate when the device is installed in the environment in which it is used. Self-Calibration The NI 6115/6120 can measure and correct for almost all of its calibration-related errors without any external signal connections. NI-DAQ software provides a self-calibration method. This self-calibration process, which generally takes two to five minutes, is the preferred method of assuring accuracy in your application.
  • Page 79 To externally calibrate your device, be sure to use a very accurate external reference. The reference should be several times more accurate than the device itself. For a detailed calibration procedure for the NI 6115/6120, click Manual Calibration Procedures at ni.com/calibration ©...

  • Page 80: Input Characteristics

    Specifications This appendix lists the specifications of the NI 6115/6120. These specifications are typical at 25 °C unless otherwise noted. Analog Input Input Characteristics Number of channels ... 4 pseudodifferential Type of ADC Sampling rate Input impedance © National Instruments Corporation Resolution NI 6115 ...
  • Page 81 Input FIFO size ... 16 or 32 MS Data transfers ...DMA, interrupts, DMA modes ...Scatter-gather DC Transfer Characteristics Offset, gain error NI 6115/6120 User Manual ACH+ to ACHGND NI 6115...100 GΩ NI 6120...100 GΩ Positive input (ACH+)...±11 V for ranges < ±10 V;...
  • Page 82 0.0106 31.11 2652.0 0.0006 4.94 1326.0 0.0006 2.61 663.0 0.0006 1.15 265.2 0.0006 1.05 180.8 0.0006 0.69 180.8 0.0006 0.35 144.7 NI 6115/6120 User Manual Averaged 0.48 0.21 0.12 0.080 0.051 Averaged 663.0 265.2 132.6 66.3 26.5 18.1 18.1 14.5...

  • Page 83: Dynamic Characteristics

    Appendix A Specifications Dynamic Characteristics Interchannel skew ...1 ns typ Analog filters Crosstalk ...–80 dB, DC to 100 kHz NI 6115/6120 User Manual Number NI 6115...2 NI 6120...1 Type NI 6115...3-pole Bessel NI 6120...5-pole Bessel Frequency NI 6115...50 and 500 kHz NI 6120...100 kHz...
  • Page 84 © National Instruments Corporation SFDR Typ SFDR Max (dB) (dB) SFDR Typ SFDR Max (dB) (dB) Appendix A Specifications CMRR System Noise (dB) (LSB 0.35 0.45 0.35 0.35 0.45 0.60 0.80 CMRR System Noise (dB) (LSB NI 6115/6120 User Manual...
  • Page 85 Appendix A Specifications NI 6115/6120 User Manual Full-Scale (–0.3 dB) Input Amplitude ±10 V ±5 V ±2 V ±1 V ±0.5 V ±0.2 V Frequency (MHz) Figure A-1. NI 6115 Total Harmonic Distortion Plus Noise (THD + N) 10.0 ni.com...
  • Page 86 ± 0.2 V © National Instruments Corporation Full-Scale (–0.3 dB) Input Amplitude ± 2 V ± 0.5 V ± 10 V Frequency (kHz) Figure A-2. NI 6120 Total Harmonic Distortion Plus Noise (THD + N) Appendix A Specifications NI 6115/6120 User Manual...
  • Page 87 Appendix A Specifications NI 6115/6120 User Manual High-Voltage Ranges, only ±10 V Input Amplitude ±50 V ±20 V Frequency (MHz) Figure A-3. NI 6115 High-Voltage THD + N 10.0 ni.com...
  • Page 88 ± 50 V ± 20 V 83.5 83.0 82.5 82.0 81.5 81.0 80.5 80.0 © National Instruments Corporation High-Voltage Ranges, only ±10 V Input Amplitude Frequency (kHz) Figure A-4. NI 6120 High-Voltage THD + N Appendix A Specifications NI 6115/6120 User Manual...
  • Page 89 Appendix A Specifications 71.6 70.4 69.2 66.8 65.6 64.4 63.2 NI 6115/6120 User Manual With Filters, Full-Scale Input for Range of ±1 V 50 kHz 500 kHz Frequency (kHz) Figure A-5. NI 6115 THD + N with Filters A-10 1000 ni.com...
  • Page 90 Pregain NI 6115 ... ±12 µV/°C NI 6120 ... ±1.5 µV/°C Postgain NI 6115 ... ±64 µV/°C NI 6120 ... ±2.1 LSB/°C NI 6115 ... ±21.3 ppm/°C NI 6120 ... ±22.2 ppm/°C A-11 Appendix A Specifications NI 6115/6120 User Manual...

  • Page 91: Output Characteristics

    Output buffer size ...16 or 32 MS Data transfers ...DMA, interrupts, DMA modes ...Scatter-gather DC Transfer Characteristics Offset, gain error NI 6115/6120 User Manual Level ...5.000 V (±2.5 mV) Temperature coefficient...±4.1 ppm/°C max Long-term stability ... NI 6115...12 bits, 1 in 4,096 NI 6120...16 bits, 1 in 65,536...
  • Page 92 Magnitude ... ±2 V Duration ... 200 ms A-13 Appendix A Specifications Relative Accuracy Absolute Acc. at Full Theoretical Resolution Scale (mV) (mV) 13.5 4.88 Relative Accuracy Absolute Acc. at Full Theoretical Resolution Scale (mV) (µV) 305.2 NI 6115/6120 User Manual...
  • Page 93 Glitch energy at midscale transition Settling time Stability Offset temperature coefficient Gain temperature coefficient Onboard calibration reference NI 6115/6120 User Manual NI 6115...300 V/µs NI 6120...15 V/µs NI 6115...600 µV NI 6120...100 µV NI 6115...±30 mV for 1 µs NI 6120...±10 mV for 1 µs NI 6115...300 ns to 0.01%...
  • Page 94 Frequency scaler ... 10 MHz, 100 kHz A-15 Appendix A Specifications 0.0 V 0.8 V 2.0 V 5.0 V –320 µA — 10 µA — — 0.4 V 4.35 V — programmed I/O 1 frequency scaler NI 6115/6120 User Manual...
  • Page 95 Min gate pulse duration ...10 ns, edge-detect mode Data transfers ...DMA, interrupts, DMA modes ...Scatter-gather Triggers Analog Trigger NI 6115/6120 source ...All analog input channels, Level ...± full-scale, internal; Slope ...Positive or negative Resolution Hysteresis...Programmable Bandwidth ...(–3 dB) 5 MHz internal/external...

  • Page 96: Bus Interface

    NI 6115 ... 2.2 A NI 6120 ... 3.0 A NI PCI-6115/6120... 31.2 by 10.6 cm NI PXI-6115/6120 ... 16 by 10 cm A-17 Appendix A Specifications (12.3 by 4.2 in.) (6.3 by 3.9 in.) RTSI Triggers section of NI 6115/6120 User Manual...

  • Page 97: Electromagnetic Compatibility

    Relative humidity ...10 to 90% noncondensing Pollution Degree (indoor use only) ...2 Safety The NI 6115/6120 was evaluated using the criteria of EN 61010-1 a-2:1995 and meets the requirements of the following standards for safety and electrical equipment for measurement, control and laboratory use: •...

  • Page 98: General Information

    What is the DAQ-STC? The DAQ-STC is the system timing control application-specific integrated circuit (ASIC) designed by NI and is the backbone of the NI 6115/6120 device. The DAQ-STC contains seven 24-bit counters and three 16-bit counters. The counters are divided into the following three groups: •...
  • Page 99 Common Questions What type of 5 V protection does the NI 6115/6120 have? The NI 6115/6120 has 5 V lines equipped with a self-resetting 1 A fuse. How do I use the NI 6115/6120 with the NI-DAQ C API? The NI-DAQ User Manual for PC Compatibles describes the general programming flow when using the NI-DAQ C API as well as contains example code.
  • Page 100 50 kHz on the NI 6115. Use ND_Low to disable the filter. The filter is disabled by default. Connecting Signals. Appendix B Common Questions function to set the filter . Set ParamValue to NI 6115/6120 User Manual...
  • Page 101 Can I synchronize a one-channel AI data acquisition with a one-channel AO waveform generation on the NI 6115/6120? Yes. One way to accomplish synchronization is to use the waveform generation timing pulses to control the AI data acquisition. To do this, follow steps 1 through 4 below, in addition to the usual steps for data acquisition and waveform generation configuration.
  • Page 102 NI 6115/6120. If I’m using one of the general-purpose counter/timers on the NI 6115/6120, but I do not see the counter/timer output on the I/O connector, what am I doing wrong? If you are using NI-DAQ or LabWindows/CVI, you must configure the output line to output the signal to the I/O connector.
  • Page 103 Table 4-5 shows that there is a 50 kΩ pull-up resistor. This pull-up resistor sets the DIO(0) pin to a logic high when the output is in a high-impedance state. NI 6115/6120 User Manual LabVIEW Route Signal —...
  • Page 104 This system affords the user protection for electronic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/hardref.nsf for technical ni.com . These ni.com/support for self-paced tutorials, videos, and NI 6115/6120 User Manual...
  • Page 105 Worldwide Offices section of office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events. NI 6115/6120 User Manual Calibration Certificate—If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration...
  • Page 106 ± plus or minus positive of, or plus – negative of, or minus Ω square root of +5 V +5 VDC source signal © National Instruments Corporation Value –12 –9 – 6 –3 NI 6115/6120 User Manual...
  • Page 107 Bessel filters reduce nonlinear phase distortion inherent in all IIR filters. bipolar a signal range that includes both positive and negative values NI 6115/6120 User Manual ni.com...
  • Page 108 (2) collecting and measuring the same kinds of electrical signals with A/D and/or DIO devices plugged into a computer, and possibly generating control signals with D/A and/or DIO devices in the same computer © National Instruments Corporation Glossary NI 6115/6120 User Manual...
  • Page 109 1 LSB digital output EEPROM electrically erasable programmable read-only memory—ROM that can be erased with an electrical signal and reprogrammed ENOB effective number of bits NI 6115/6120 User Manual ni.com...
  • Page 110 0 clock source signal GPCTR0_UP_DOWN general-purpose counter 0 up down signal GPCTR1_GATE general-purpose counter 1 gate signal GPCTR1_OUT general-purpose counter 1 output signal GPCTR1_SOURCE general-purpose counter 1 clock source signal © National Instruments Corporation Glossary NI 6115/6120 User Manual...
  • Page 111 A/D or D/A transfer characteristic of the analog I/O circuitry current, output high current, output low interrupt request kilohertz NI 6115/6120 User Manual ni.com...
  • Page 112 © National Instruments Corporation Glossary NI 6115/6120 User Manual...
  • Page 113 Glossary not connected (signal) National Instruments NI-DAQ National Instruments driver software for DAQ hardware noise an undesirable electrical signal from external sources such as the AC power line, motors, generators, transformers, fluorescent lights, soldering irons, CRT displays, computers, electrical storms, welders, radio transmitters, and internal sources such as semiconductors, resistors, and capacitors;...
  • Page 114 © National Instruments Corporation Glossary NI 6115/6120 User Manual...
  • Page 115 RTSI bus real-time system integration bus—the National Instruments timing bus that connects DAQ devices directly, by means of connectors on top of the devices for precise synchronization of functions RTSI_OSC RTSI Oscillator—RTSI bus master clock...
  • Page 116 TRIG trigger signal source clock period source pulse width transistor-transistor logic pulse width update interval UISOURCE update interval counter clock signal UPDATE* update signal © National Instruments Corporation G-11 Glossary NI 6115/6120 User Manual...
  • Page 117 WFTRIG waveform generation trigger signal NI 6115/6120 User Manual G-12 ni.com...
  • Page 118 3-5, 3-6, 3-7, 3-8 inside-region analog triggering mode (figure), 3-7 low-hysteresis analog triggering mode (figure), 3-8 lowValue, 3-5, 3-6, 3-7, 3-8 overview, 3-5 specifications, A-16 antialiasing filters description, 3-8 effects of hardware and software filtering (figure), 3-9 enabling, B-3 NI 6115/6120 User Manual...
  • Page 119 Index AOGND signal analog output signal connections, 4-14 description (table), 4-3 avoiding false triggering (note), 3-6 base address for NI 6115/6120 device, B-2 below-low-level analog triggering mode, 3-6 bipolar input, 3-3 block diagrams analog trigger, 3-6 NI 6115 block diagram, 3-1...
  • Page 120 National Instruments documentation, xii online library, C-1 related documentation, xiii drivers instrument, C-1 software, C-1 EEPROM storage of calibration constants, 5-1 electromagnetic compatibility specifications, A-18 environmental noise, avoiding, 4-39 environmental specifications, A-17 equipment, optional, 1-6 example code, C-1 Index NI 6115/6120 User Manual...
  • Page 121 B-4 GPCTR0_GATE signal See also PFI9/GPCTR0_GATE signal general-purpose counter timing summary (figure), 4-37 general-purpose timing connections, 4-33 NI 6115/6120 User Manual RTSI bus signal connections (figure), 3-13 GPCTR0_OUT signal description (table), 4-5 general-purpose counter timing summary (figure), 4-37...
  • Page 122 4-37 ground-referenced signal sources description, 4-8 questions about, B-3 signal connections, 4-9 hardware installation procedure, 2-1 unpacking NI 6115/6120, 1-8 hardware overview analog input input coupling, 3-4 input mode, 3-2 input polarity and range, 3-3 selection considerations, 3-4...
  • Page 123 NI-DAQ driver software questions about, B-2 noise, avoiding, 4-39 nonreferenced signal connections, 4-11 online technical support, C-1 optional equipment, 1-6 NI 6115/6120 User Manual PFI0/TRIG1 signal See also TRIG1 signal analog triggering, 3-5 description (table), 4-4 signal summary (table), 4-6...
  • Page 124 B-1 minimum, B-3 scan counter typical posttriggered acquisition (figure), 4-21 typical pretriggered acquisition, 4-21 SCANCLK signal description (table), 4-3 signal summary (table), 4-6 timing connections, 4-28 self-calibration, 5-2 self-resetting fuse, 4-18, B-2 Index NI 6115/6120 User Manual...
  • Page 125 GPCTR1_GATE signal, 4-36 GPCTR1_OUT signal, 4-36 GPCTR1_SOURCE signal, 4-35 GPCTR1_UP_DOWN signal, 4-37 I/O connectors exceeding maximum ratings (caution), 4-1 NI 6115/6120 User Manual overview, 4-1 signal descriptions (table), 4-3 power connections, 4-18 programmable function input connections, 4-20 timing connections data acquisition timing...
  • Page 126 UISOURCE signal, 4-31 UPDATE* signal, 4-30 WFTRIG signal, 4-29 timing I/O questions about, B-5 specifications, A-15 timing signal routing clocks, 3-12 programmable function inputs, 3-12 RTSI triggers, 3-12 STARTSCAN* signal routing (figure), 3-11 training customer, C-1 Index NI 6115/6120 User Manual...
  • Page 127 A-17 questions about, B-5 troubleshooting resources, C-1 UISOURCE signal, 4-31 RTSI bus signal connections (figure), 3-13 unpacking NI 6115/6120, 1-7 UPDATE* signal See also PFI5/UPDATE* signal input timing (figure), 4-31 output timing (figure), 4-31 NI 6115/6120 User Manual...

This manual is also suitable for:

Ni 6115Ni 6120

Table of Contents