Yamaha DRX-2 Service Manual page 169

Hide thumbs Also See for DRX-2:
Table of Contents

Advertisement

I SCHEMATIC DIAGRAM
DIGITAL (Digital Board Chrysalis 2.1): 1394
1
2
3
+3V3_IEEE_A
1203
A
SR
52
51
42
31
not used
7
8
F1203
6
3283
F1205
AVDD
5
F1204
4
10K
3
F1202
I207
2
3205
40
F1201
R0
1
I208
6K34
1%
41
BIAS
R1
VOLTAGE
I209
2200
38
TPBIAS0
AND
1u0
CURRENT
B
GENERATOR
37
TPA0+
CSS5004
36
8
6
TPA0-
7
5
4
3
35
TPB0+
2
1
34
TPB0-
1200
not used
C
1.5V
59
XI
XTAL OSC.
1.7V
F203
60
XO
PLL
16
CLOCK
43
TRANSMIT
44
DATA
45
ENCODER
D
1201
NC
3253
46
1R0
47
CX-11F
24M576
2204
54
PDI1394P25
100n
2205
55
100n
not used
AGND
28
29
50
49
48
E
F
5200
I201
+3V3_IEEE_PLL
5202
I202
+3V3_IEEE_A
G
5203
I203
+3V3_IEEE_D
+3V3
H
I204
I
5204
+3V3
allways present
1
2
3
4
5
6
7
+3V3_IEEE_PLL
+3V3_IEEE_D
+3V3_IEEE_D
+3V3_IEEE_D
+3V3_IEEE_D
30
27
62
61
26
25
56
7200
PDI1394P25
TESTM
PLLVDD
DVDD
I215
24
CPS
15
LPS
RECEIVED
23
DATA
ISO_
+3V3_IEEE_D
I216
DECODER/
19
C|LKON
TIMER
2
SYSCLK
1
LREQ
4
3216
LINK
CTL0
INTERFACE
10R
5
3220
CTL1
I211
3223
10R
6
D0
I212
10R
7
3225
D1
10R
I218
8
3228
D2
ARBITRíN
AND
I219
10R
3231
9
D3
CONTROL
I222
10R
10
3234
STATE
D4
MACHINE
10R
I225
11
3236
D5
LOGIC
I226
3238
10R
12
D6
I227
10R
13
3242
D7
10R
20
3245
PC0
10R
21
3248
PC1
3204
10R
22
PC2
+3V3_IEEE_D
I213
10K
3
CNA
4201
MPIO8_1394_CNA
I214
53
RESET_
4202
14
PD
DGND
PLLGND
39
33
32
64
63
18
17
58
57
PHY
PCI_AD(31:0)
+5V
+3V3_LINK
MPIO2_1394_IRQn
3276
+3V3_LINK
1K0
allways present
7202
PDTC144EU
MPIO23_1394_LED
not used
+3V3_LINK
4
5
6
7
8
9
10
11
+3V3_LINK
not used
I217
3284
LINK
1R0
+3V3_LINK
PDI1394L40
3209
1R0
VDD
82
PHYD0
81
PHYD1
80
PHYD2
79
PHYD3
PHYD4
76
75
PHYD5
12KB BUFFER
74
PHYD6
PHYD7
73
MEMORY
86
PHYCTL0
85
PHYCTL1
LINK
LREQ
87
ISOCH & ASYNC
CORE
88
SCLK
PACKETS
91
LPS
CYCLEIN
56
F201
57
CYCLEOUT
55
CLK50
1394MODE
47
48
PD
92
LINKON
93
ISON
+3V3_LINK
42
RESET_
RESET_1394n
CONTROL
AND
49
STATUS
1
50
2
REGISTERS
51
3
52
4
58
5
59
6
72
7
71
8
ASYNC
104
9
TRANSMITTER
65
10
AND
66
11
67
AV2ERR0|LTLEND
RECEIVER
12
68
AV2ERR1|DATINV
13
105
14
129
15
144
16
130
17
PCI_AD(24)
3297
100R
HIFAD0
22
PCI_AD(25)
3298
100R
21
HIFAD1
PCI_AD(26)
3299
100R
20
HIFAD2
PCI_AD(27)
3315
100R
HIFAD3
19
PCI_AD(28)
3316
100R
16
HIFAD4
PCI_AD(29)
3317
100R
15
HIFAD5
PCI_AD(30)
3318
100R
HIFAD6
14
PCI_AD(31)
3319
100R
13
HIFAD7
4K7
3262
10
HIFD8
8-BIT
4K7
3263
HIFD9
9
INTERFACE
4K7
3264
8
HIFD10
4K7
3265
7
HIFD11
4K7
3266
4
HIFD12
4K7
3267
3
HIFD13
4K7
3268
2
HIFD14
4K7
3269
1
HIFD15
I224
38
HIFINT_
41
HIFWAIT
33R
3273
GND
I205
IC7200 pin 60, F203
A: DC, 1 V/Div, 20ns/Div
DV_IN Only
8
9
10
11
12
13
14
A
B
7201
PDI1394L40
L_D(7:0)
108
3210
33R
AV1D0
F213
L_D(0)
AV1D1
109
3211
33R
F212
L_D(1)
AV1D2
110
3214
33R
F211
L_D(2)
AV1D3
111
3215
33R
F210
L_D(3)
AV1D4
114
3217
33R
F209
L_D(4)
AV1D5
115
3218
33R
F208
L_D(5)
C
AV1D6
116
3221
33R
F207
L_D(6)
AV1D7
117
3222
33R
F206
L_D(7)
AV1CLK
99
3224
82R
F215
L_CLK
AV1FSYNC
100
3229
33R
F204
L_FSYNC
AV1VALID
102
3227
33R
F205
L_VAL
3235
AV1SY
101
AV1SY
F217
10K
AV1SYNC
103
3226
33R
L_SYNC
F214
AV1ENDPCK
98
AV1ENDPCK
F216
3230
10K
L_D_CTL
AV1ERR0
96
AV1ERR1
97
3219
F200
AV1READY
118
+3V3_LINK
10K
D
MX_D(7:0)
AV2D0
133
3237
33R
MX_D(0)
3239
33R
AV2D1
134
MX_D(1)
AV2D2
135
3241
33R
MX_D(2)
AV2D3
136
3243
33R
MX_D(3)
3244
33R
AV2D4
139
MX_D(4)
AV2D5
140
3246
33R
MX_D(5)
MX_D_CTL
AV2D6
141
3247
33R
MX_D(6)
3249
33R
AV2D7
142
MX_D(7)
AV2CLK
124
3251
33R
MX_CLK
AV2FSYNC
125
AV2FSYNC
3255
4K7
127
3254
33R
MX_VAL
AV2VALID
AV2SY
126
3259
4K7
E
AV2SYNC
128
3252
33R
MX_SYNC
3256
4K7
AV2ENDPCK
123
AV2ENDPCK
121
3257
22K
122
3258
22K
143
3250
4K7
AV2READY
+3V3_LINK
62
1
63
TESTPIN
2
64
3
PCI_AD(31:0)
HIFA0
33
3202
100R
PCI_AD(0)
HIFA1
32
3260
100R
PCI_AD(1)
+3V3_LINK
F
HIFA2
31
3274
100R
PCI_AD(2)
HIFA3
30
3277
100R
PCI_AD(3)
HIFA4
29
3278
100R
PCI_AD(4)
HIFA5
28
3279
100R
PCI_AD(5)
PCI_AD(6)
HIFA6
27
3294
100R
HIFA7
26
3295
100R
PCI_AD(7)
HIFA8
25
3296
100R
PCI_AD(8)
HIFSC_
36
I223
3272
100R
XIO_SEL1
HIFWR_
37
I220
3270
100R
PCI_CBE(1)
HIFALE
39
I221
3271
100R
HIFRD_
40
PCI_CBE(2)
HIF16BIT
45
HIFMUX
46
4203
+3V3_LINK
G
not used
4204
+3V3
H
BOARD_ID
MPIO9_BOARD_ID_0
MPIO10_BOARD_ID_1
MPIO11_BOARD_ID_2
MPIO12_BOARD_ID_3
TR 09004_001
070403
12
13
14
DRX-2
1200 C1
3292 I13
1201 D1
3293 I13
1203 A1
3294 F12
2200 B2
3295 F12
2201 C2
3296 F12
2202 D1
3297 F8
2203 D2
3298 F8
2204 D2
3299 F8
2205 D2
3315 F8
2206 G3
3316 F8
2207 F2
3317 F8
2209 G2
3318 F8
2210 G2
3319 F8
2212 H1
3320 F13
2214 H2
4201 D6
2215 H2
4202 D6
2217 I2
4203 G12
2218 I2
4204 G12
2219 I2
4205 A4
2220 I2
5200 F2
2221 I3
5201 F5
2222 I3
5202 G2
2223 I3
5203 H2
2224 I4
5204 I1
2225 I4
6200 G4
2226 I4
7200 A5
2227 I4
7201 B12
2228 I5
7202 H5
2229 I5
F1201 B1
2230 I5
F1202 A1
2231 I6
F1203 A1
2232 I6
F1204 A2
2233 I6
F1205 A2
2234 I6
F200 D12
3200 E6
F201 C9
3202 F12
F203 C3
3203 H5
F204 C13
3204 D6
F205 C13
3205 A2
F206 C13
3206 B7
F207 C13
3207 B8
F208 C13
3208 B7
F209 C13
3209 B8
F210 C13
3210 C12
F211 C13
3211 C12
F212 C13
3212 B2
F213 C13
3213 B3
F214 C13
3214 C12
F215 C13
3215 C12
F216 D13
3216 B6
F217 C13
3217 C12
I200 H4
3218 C12
I201 F2
3219 D13
I202 G2
3220 B7
I203 H2
3221 C12
I204 I2
3222 C12
I205 H11
3223 B6
I206 G4
3224 C12
I207 A3
3225 C7
I208 B3
3226 C12
I209 B3
3227 C12
I210 C2
3228 C6
I211 B7
3229 C12
I212 C7
3230 D13
I213 D6
3231 C7
I214 D6
3232 C2
I215 A6
3233 C2
I216 B6
3234 C6
I217 A8
3235 C13
I218 C7
3236 C7
I219 C7
3237 D12
I220 G12
3238 C6
I221 G12
3239 D12
I222 C7
3240 C2
I223 G12
I224 G8
3241 D12
3242 C7
I225 C7
3243 D12
I226 C7
3244 D12
I227 C7
3245 D6
3246 E12
3247 E12
3248 D7
3249 E12
3250 E12
3251 E12
3252 E12
3253 D2
3254 E12
3255 E13
3256 E13
3257 E13
3258 E13
3259 E13
3260 F12
3261 E3
3262 F8
3263 F8
3264 F8
3265 G8
3266 G8
3267 G8
3268 G8
3269 G8
3270 G12
3271 G12
3272 G12
3273 G8
3274 F12
3275 G5
3276 G7
3277 F12
3278 F12
3279 F12
3280 A7
3281 A7
I
3282 A8
3283 A2
3284 A8
3285 A6
3286 H13
3287 H13
3288 H13
3289 H13
3290 I13
3291 I13
169

Advertisement

Table of Contents
loading

Table of Contents