AMD SimNow Simulator 4.4.4 User Manual page 228

Amd simnow simulator user manual
Table of Contents

Advertisement

User Manual
Mnemonic
SHL reg/mem64,imm8
SHLD reg/mem16,reg16,imm8
SHLD reg/mem16,reg16,CL
SHLD reg/mem32,reg32,imm8
SHLD reg/me326,reg32,CL
SHLD reg/mem64,reg64,imm8
SHLD reg/mem16,reg16,CL
SHR reg/mem8,1
SHR reg/mem8,CL
SHR reg/mem8,imm8
SHR reg/mem16,1
SHR reg/mem16,CL
SHR reg/mem16,imm8
SHR reg/mem32,1
SHR reg/mem32,CL
SHR reg/mem32,imm8
SHR reg/mem64,1
SHR reg/mem64,CL
SHR reg/mem64,imm8
216
AMD Confidential
Instruction
Opcode
Shift
location
C1 /4 ib
specified
value.
Shift bits of a 16-bit destination
register
left the number of bits specified in
0F A4 /r ib
an
8-bit
shifting
operand.
Shift bits of a 16-bit destination
register
0F A5 /r
left the number of bits specified in
the CL register, while shifting in
bits from the second operand.
Shift bits of a 32-bit destination
register
left the number of bits specified in
0F A4 /r ib
an
8-bit
shifting
operand.
Shift bits of a 32-bit destination
register
0F A5 /r
left the number of bits specified in
the CL register, while shifting in
bits from the second operand.
Shift bits of a 64-bit destination
register
left the number of bits specified in
0F A4 /r ib
an
8-bit
shifting
operand.
Shift bits of a 64-bit destination
register
0F A5 /r
left the number of bits specified in
the CL register, while shifting in
bits from the second operand.
Shift
D0 /5
operand right 1 bit.
Shift
D2 /5
operand
specified in the CL register.
Shift
operand
C0 /5 ib
specified
value.
Shift
D1 /5
operand right 1 bit.
Shift
D3 /5
operand
specified in the CL register.
Shift
operand
C1 /5 ib
specified
value.
Shift
D1 /5
operand right 1 bit.
Shift
D3 /5
operand
specified in the CL register.
Shift
operand
C1 /5 ib
specified
value.
Shift
D1 /5
operand left 1 bit.
Shift
D3 /5
operand
specified in the CL register.
Shift
operand
C1 /5 ib
specified
value.
September 12
Description
a
64-bit
register
or
left
the
number
by
an
8-bit
immediate
or
memory
operand
immediate
value,
in
bits
from
the
or
memory
operand
or
memory
operand
immediate
value,
in
bits
from
the
or
memory
operand
or
memory
operand
immediate
value,
in
bits
from
the
or
memory
operand
an
8-bit
register
or
an
8-bit
register
or
right
the
number
an
8-bit
register
or
right
the
number
by
an
8-bit
immediate
a
16-bit
register
or
a
16-bit
register
or
right
the
number
a
16-bit
register
or
right
the
number
by
an
8-bit
immediate
a
32-bit
register
or
a
32-bit
register
or
right
the
number
a
32-bit
register
or
right
the
number
by
an
8-bit
immediate
a
64-bit
register
or
a
64-bit
register
or
right
the
number
a
64-bit
register
or
right
the
number
by
an
8-bit
immediate
h
, 2008
Supported
memory
of
bits
to
the
while
second
to
the
to
the
while
second
to
the
to
the
while
second
to
the
memory
memory
of
bits
memory
of
bits
memory
memory
of
bits
memory
of
bits
memory
memory
of
bits
memory
of
bits
memory
memory
of
bits
memory
of
bits
Appendix A

Advertisement

Table of Contents
loading

Table of Contents