Hitachi L700 SERIES Instruction Manual page 199

L700 series
Hide thumbs Also See for L700 SERIES:
Table of Contents

Advertisement

Register
Function name
No.
1401h
Terminal [1] function
1402h
Terminal [2] function
1403h
Terminal [3] function
1404h
Terminal [4] function
1405h
Terminal [5] function
1406h
Terminal [6] function
1407h
Terminal [7] function
1408h
Terminal [8] function
1409h
(Reserved)
140Ah
(Reserved)
140Bh
Terminal [1] active state
140Ch
Terminal [2] active state
140Dh
Terminal [3] active state
140Eh
Terminal [4] active state
140Fh
Terminal [5] active state
1410h
Terminal [6] active state
1411h
Terminal [7] active state
1412h
Terminal [8] active state
1413h
Terminal [FW] active state
1414h
(Reserved)
Function
R/W
Monitoring and setting items Data resolution
code
1 (RV: Reverse RUN), 2 (CF1: Multispeed 1 setting),
3 (CF2: Multispeed 2 setting),
4 (CF3: Multispeed 3 setting),
C001
R/W
5 (CF4: Multispeed 4 setting), 6 (JG: Jogging),
7 (DB: external DC braking), 8 (SET: Set 2nd motor data),
9 (2CH: 2-stage acceleration/deceleration),
11 (FRS: free-run stop), 12 (EXT: external trip),
13 (USP: unattended start protection),
C002
R/W
14: (CS: commercial power source enable),
15 (SFT: software lock),
16 (AT: analog input voltage/current select),
17 (SET3: 3rd motor control), 18 (RS: reset),
20 (STA: starting by 3-wire input),
C003
R/W
21 (STP: stopping by 3-wire input),
22 (F/R: forward/reverse switching by 3-wire input),
23 (PID: PID disable), 24 (PIDC: PID reset),
26 (CAS: control gain setting),
27 (UP: remote control UP function),
C004
R/W
28 (DWN: remote control DOWN function),
29 (DWN: remote control data clearing),
31 (OPE: forcible operation), 32 (SF1: multispeed bit 1),
33 (SF2: multispeed bit 2), 34 (SF3: multispeed bit 3),
35 (SF4: multispeed bit 4), 36 (SF5: multispeed bit 5),
37 (SF6: multispeed bit 6), 38 (SF7: multispeed bit 7),
C005
R/W
39 (OLR: overload restriction selection),
40 (TL: torque limit enable),
41 (TRQ1: torque limit selection bit 1),
42 (TRQ2: torque limit selection bit 2),
43 (PPI: P/PI mode selection), 46(LAC:LAD cancellation),
C006
R/W
50 (ADD: trigger for frequency addition [A145]),
51 (F-TM: forcible-terminal operation),
53 (KHC: cumulative power clearance), 55 (FOC: forcing),
56 (MI1: general-purpose input 1),
57 (MI2: general-purpose input 2),
C007
R/W
58 (MI3: general-purpose input 3),
59 (MI4: general-purpose input 4),
60 (MI5: general-purpose input 5),
61 (MI6: general-purpose input 6),
62 (MI7: general-purpose input 7),
63 (MI8: general-purpose input 8),
C008
R/W
65 (AHD: analog command holding),
74 (PCNT: pulse counter), 75 (PCC: pulse counter clear)
255 (no: no assignment)
-
-
Inaccessible
-
-
Inaccessible
C011
R/W 0 (NO), 1 (NC)
C012
R/W 0 (NO), 1 (NC)
C013
R/W 0 (NO), 1 (NC)
C014
R/W 0 (NO), 1 (NC)
C015
R/W 0 (NO), 1 (NC)
C016
R/W 0 (NO), 1 (NC)
C017
R/W 0 (NO), 1 (NC)
C018
R/W 0 (NO), 1 (NC)
C019
R/W 0 (NO), 1 (NC)
-
-
Inaccessible
4 - 137
Chapter 4 Explanation of Functions
Register
No.
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents