Single-Bit Ecc Error Throttling Prevention - Intel SE7525GP2 Technical Manual

Technical product specification
Hide thumbs Also See for SE7525GP2:
Table of Contents

Advertisement

Error Reporting and Handling
6.1.2.6
Boot Event
The BIOS downloads the system date and time to the mBMC during POST and logs a boot
event. This record does not indicate an error, and software that parses the event log should
treat it as such.
6.1.2.7
Logging Format Conventions
The BIOS event log data in the SEL complies with the IPMI specification. IPMI requires use of
all but two bytes in each event log entry, called Event Data 2 and Event Data 3. An event
generator can specify that these bytes contain OEM-specified values. The system BIOS uses
these two bytes to record additional information about the error.
The format of the OEM data bytes (Event Data 2 and Event Data 3) for memory errors, PCI bus
errors and FRB2 errors is described here. This format is supported by all platforms that are IPMI
version 1.0 (or later) compliant.
Bits 3:1 of the generator ID field define the format revision. The system software ID is a 7-bit
quantity. For events covered in this document, the system software IDs will be within the range
0x18-0x1F. System software ID of 0x18 indicates that OEM data byte 2 and 3 are encoded
using data format scheme revision 0. Note that the system software IDs in the range 0x10-0x1f
are reserved for the SMI handler. The IPMI specification reserves two distinct ranges for the
BIOS and the SMI handler. Since the distinction between the two is not very important, we use
the same values of generator ID's for the BIOS as well as the SMI handler. Technically, the
FRB-2 event is not logged by the SMI handler, but it will use the same generator ID range as
memory errors.
6.1.3

Single-bit ECC Error Throttling Prevention

The system detects, corrects, and logs correctable errors. As long as these errors occur
infrequently, the system should continue to operate without a problem.
Occasionally, correctable errors are caused by a persistent failure of a single component. For
example, a broken data line on a DIMM would exhibit repeated errors until replaced. Although
these errors are correctable, continual calls to the error logger can throttle the system,
preventing any further useful work.
For this reason, the system counts certain types of correctable errors and disables reporting if
they occur too frequently. Correction remains enabled but calls to the error handler are
disabled. This allows the system to continue running, despite a persistent correctable failure.
The BIOS adds an entry to the event log to indicate that logging for that type of error has been
disabled. Such an entry indicates a serious hardware problem that must be repaired at the
earliest possible time.
128
Intel® Server Boards SE7320SP2 and SE7525GP2
Revision 4.0

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Se7320sp2

Table of Contents