Intel E7525 Chipset (Intel Server Board Se7525Gp2) - Intel SE7525GP2 Technical Manual

Intel® Server Boards SE7320SP2 and SE7525GP2
3.2.1.3 PCI Express*
®
The Intel E7320 MCH is part of the first family of Intel chipsets to support the PCI Express*
high speed serial I/O interface for high I/O bandwidth. The Intel E7320 MCH implementation of
the scalable PCI Express interface complies with the PCI Express Interface Specification, Rev
1.0a. The E7320 MCH provides one configurable x8 PCI Express interface with a maximum
theoretical bandwidth of 4 GB/s. The x8 PCI Express interface may alternatively be configured
(bifurcated) as two independent x4 PCI Express interfaces. On the Server Board SE7320SP2,
the PCI Express bandwidth is divided between two independent PCI Express buses; one
operating at x4 for add-in cards, and one embedded on the board for possible future
upgradeability.
®
The Intel E7320 MCH is a root-class component as defined in the PCI Express Interface
Specification, Rev 1.0a. The PCI Express* interfaces of the MCH support connection to a
variety of bridges and devices compliant with the same revision of the specification. See the
SE7320SP2/SE7525GP2 Tested Hardware and OS List for the adapters tested on those
systems.
3.2.1.4 Hub Interface
The MCH interfaces with the Intel
interface that supports a peak bandwidth of 266 MB/s using a x4 base clock of 66 MHz. The
6300ESB I/O controller is discussed in further detail later in this document.
®
3.3 Intel E7525 Chipset (Intel
The architecture of the Server Board SE7525GP2 is designed around the Intel
The Server Board SE7320SP2 is designed around the E7320 chipset and was discussed in the
previous section.
The Intel E7525 chipset is a subset of the Intel
that together are responsible for providing the interface between all major sub-systems found on
the server board including the processor, memory, and I/O sub-systems. These components are
the:
Memory controller hub (MCH)
I/O controller hub (Intel
The following sub-sections provide an overview, describing the primary functions and supported
features of each chipset component. Later sections discuss how these features are
implemented on the Server Board SE7525GP2.
Revision 4.0
®
6300ESB I/O controller hub through a dedicated hub
®
Server Board SE7525GP2)
®
E7520 chipset and consists of two components
®
6300ESB)
Functional Architecture
®
E7525 chipset.
17