Figure 91 - Dma 3 Source Address Registers; Figure 92 - Dma 3 Destination Address Registers - Nintendo GAME BOY ADVANCE Programming Manual

Hide thumbs Also See for GAME BOY ADVANCE:
Table of Contents

Advertisement

May 25, 2005
DMA(1,2)CNT_H [d07] Destination Address Control Flag
Control of the destination address is specified after each DMA transfer.
 A setting of 00 causes an increment.
 A setting of 01 causes a decrement.
 A setting of 10 causes it to be fixed.
 A setting of 11 causes an increment to be carried out and then a reload (returned to setting at start of
transfer) is performed after every transfer is completed.
However, when in direct sound FIFO transfer mode, the destination address is fixed and unrelated to
the setting.
12.3
DMA 3
DMA 3 provides memory access between the Game Pak bus and internal memory of the main unit, or
between different areas of internal memory of the main unit.
12.3.1
Source Address
Specifies the source address using 28 bits.
The area 00000000h-0FFFFFFFh (internal memory of main unit and Game Pak memory area) can be
specified.
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
 Address
Register
0D4h
DMA3SAD_L
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
 Address
Register
0D6h
DMA3SAD_H
12.3.2
Destination Address
Specifies the destination address using 28 bits.
The area 00000000h-0FFFFFFFh (internal memory area of main unit and Game Pak memory area) can be
specified.

Figure 92 - DMA 3 Destination Address Registers

15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
 Address
Register 
0D8h
DMA3DAD_L
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
 Address
Register 
0DAh
DMA3DAD_H
© 1999-2005 NINTENDO
DMA 3

Figure 91 - DMA 3 Source Address Registers

99
Attributes
Initial Value
W
0000h
Attributes
Initial Value
W
0000h
Initial Value
 Attributes
W
0000h
 Attributes
Initial Value
W
0000h
AGB-06-0001-002-B13
Released: May 27, 2005

Advertisement

Table of Contents
loading

Table of Contents