Table of Contents
Advertisement
Selected Gate and Selected Source Delays
Tables B-27 and B-28 show the timing for the Selected Source and Selected Gate internal
signals.
Selected Source is used to clock the 32-bit counter. Selected Gate drives the Gate Logic, which
generates the Counter Enable signal.
All internal counter timing is referenced to these two signals. Any internal signal refers to signals
with _i from the previous table or signals coming from another subsystem inside the M Series
device. It does not include internal timebases or the PXI_CLK10.
Figure B-43. Selected Gate Delays Timing Diagram
PFI_i, RTSI_i,
or PXI_STAR_i
Selected_Gate
Time
t
PFI_i, RTSI_i,
2
PXI_STAR_i,
or any internal signal
Figure B-44. Selected Source Delays Timing Diagram
PFI_i, RTSI_i,
or PXI_STAR_i
Selected_Source
Table B-27. Selected Gate Delays Timing
From
t
t
2
2
To
Min (ns)
Selected Gate
t
t
3
M Series User Manual
Max (ns)
1.0
6.0
3
© National Instruments | B-33
Advertisement
Table of Contents
