Table 7-7. Edp/Dp Main Link Signal Routing Requirements Including Dp_Aux - Nvidia Jetson TX2 NX Manual

Table of Contents

Advertisement

Table 7-7.
eDP/DP Main Link Signal Routing Requirements including
DP_AUX
Parameter
Specification
Max data rate / Min UI
RBR
HBR
HBR2
Number of loads / topology
Termination
Electrical Spec
IL
RBR
HBR
HBR2
Resonance dip frequency
TDR dip
FEXT
Impedance
Trace impedance (Diff pair)
Reference plane
Trace Length, Spacing and Skew
Trace loss characteristic:
Max PCB via dist. from connector
RBR/HBR
HBR2
Max trace length/delay from Jetson TX2 NX TX to
connector
RBR/HBR (Stripline / Microstrip)
HBR2 (Stripline)
HBR2 (Microstrip, 5x / 7x)
Trace spacing (pair-pair)
Stripline
Microstrip (HBR/RBR)
Microstrip (HBR2)
Trace spacing (Main link to AUX)
Stripline/Microstrip
Max intra-pair (within pair) skew
Maxinter-pair (pair-pair) skew
Via
Max GND transition via distance
Via Structure
NVIDIA Jetson TX2 NX
Requirement
Units
1.62 / 617
Gbps / ps
2.7 / 370
5.4 / 185
1
load
100
0.7
dB @ 0.81GHz
1.2
dB @ 1.35GHz
2.4
dB @ 2.7GHz
>8
GHz
>85
<= -40dB @ DC
See Figure 7-4
<= -30dB @ 2.7GHz
90-100
Ω (±15%)
85
GND
< 0.81
dB/in
No requirement
mm (in)
7.63 (0.3)
215 (1138)/215 (975)
mm (ps)
102 (700)
89 (525) / 102 (600)
dielectric
3x
4x
5x to 7x
dielectric
3x / 5x
0.15 (1)
mm (ps)
150
ps
< 1x
diff pair pitch
Notes
Per data lane
Point-Point, differential,
unidirectional
Ω
On die at TX/RX
Ω
@ Tr-200ps (10%-90%)
90Ω–100Ω is the spec. target. 85Ω
is an implementation option (Zdiff
does not account for trace coupling)
85Ω is preferable as it can provide
better trace loss characteristic
performance. See Note 1.
@ 2.7GHz. The following max length
is derived based on this
characteristic. See Note 2.
175ps/inch assumption for stripline,
150ps/inch for microstrip.
See Note 2
See Note 3
For signals switching reference
layers, add symmetrical GND
stitching via near signal vias.
DG-10141-001_v1.1 | 35
Display

Advertisement

Table of Contents
loading

Table of Contents