Omron SYSMAC CPM2B Operation Manual page 68

Programmable controller
Hide thumbs Also See for SYSMAC CPM2B:
Table of Contents

Advertisement

I/O Allocation
CPU Board I/O Allocation
15
Bits
IR 000
Inputs
IR 001
IR 010
Outputs
IR 011
Expansion I/O Board I/O
Allocation
15
Bits
Inputs
m+1
Outputs
n+1
CPU Board and One
Expansion I/O Board
Bits
15
IR 000
Inputs
IR 001
IR 002
IR 010
Outputs
IR 011
IR 012
56
CPU Board inputs are allocated input bits starting from IR 00000 and CPU Board
outputs are allocated output bits starting from IR 01000. Input bits IR 00108 to
IR 00111 are allocated to the CPU Board's DIP switch inputs.
14
13
12
11
10
Do not use
É É É É É É É
É É É É É É É
Note
1. The unused bits in IR 000 and IR 001 cannot be used as work bits.
2. IR 00108 to IR 00111 are used as an input DIP switch.
Up to 3 Expansion I/O Boards can be connected.
Input bits are allocated to Expansion I/O Boards starting from word (m+1), where
"m" is the last input word allocated to the CPU Board or to the previous Expan-
sion I/O Board if one is already connected.
Output bits are allocated to Expansion I/O Boards starting from word (n+1),
where "n" is the last output word allocated to the CPU Board or to the previous
Expansion I/O Board if one is already connected.
14
13
12
11
10
The following example shows the I/O allocation when one Expansion I/O Board
is connected to the CPU Board. Expansion I/O Board inputs are allocated
IR 00200 through IR 00215 and the outputs are allocated IR 01200 through
IR 01215.
14
13
12
11
10
Í Í Í Í Í Í Í
Do not use
as work bits.
Í Í Í Í Í Í Í
16 inputs
IR 00000 to IR 00007
IR 00100 to IR 00107
16 outputs
IR 01000 to IR 01007
IR 01100 to IR 01107
09
08
07
06
05
16 inputs
Bits 00 to 15 in IR (m+1)
16 outputs
Bits 00 to 15 in IR (n+1)
09
08
07
06
05
09
08
07
06
05
Section
04
03
02
01
00
04
03
02
01
00
04
03
02
01
00
4-2

Advertisement

Table of Contents
loading

Table of Contents